


DG-00044

NOTE: DATA IS ON BUS FOR 1050 μ sec.

Figure C-2 Timing For The Processor Timing Generator During Fetch or Key

Between TS0 & TS3 have an extra 150ns allows time to decode instruction and set up controls for ~~data~~ that are necessary for instruction 1

*Process Time
Accumulator Timing
Memory Timing Gen*



DG-00046

ACCUMULATOR TRUTH TABLE (88-4-B6 & B7 U124 & U123)

Figure C-3 Timing For The Accumulator Timing Generator

