47155151 22:55:00 HACHI HEY 06.30 1001 5141 PART NUMBER: 097-001133 WA 1ES HASICIOT. IX 1 DESCHIPTIONS HASIC INPUT / OUTPUT TEST REVISION HISTORY: NEV. DATE 12/29/78 ΩU : CUPYHIGHT (C) DATA GENERAL CURPURATION, 1978 : ALL RIGHTS RESERVED.

01

60

0.5

04

05

0.0

07

08

09

10

11

12

1.4

14

15

16 17

10

19

20

15

22

24

24

NYBASIC I/O

10002 HIUT 0000000 .00 I. GUAL

2222

01

02

05

04

05

06

07

08

09

10

11

15

13

14

15

16

16

19

20

51

55

23

24

25

50

27

24 29

31

52 5.5 \$4

55

50 \$7

38

59

40

41

42 45

44

45 46

47

46 49

50 51

52

54

50 57

50

PROVIDE AN ADEQUATE TEST OF RELIABILITY OF THE INPUT/OUTPUT INSTRUCTIONS AND DATA CHANNEL OPERATION. THE PROGRAM SHOULD BE ABLE TO HUN ON ALL COMPUTER TYPES.

THE IUT.SR PROGRAM ALSO INCLUDES & REAL TIME CLOCK EXENCISEN.

II. PROGRAM DESCRIPTION -----

THE 'INPUT/OUTPUT TEST' PROGRAM (IOT.SK) WILL PERFORM TESTS UN ALL THE I/U INSTRUCTIONS BY USING A MULTIMUDE I/U TESTER BOARD Develuped by test equipment design. The algorithms designed for This program are hased on a specification of the I/O tester, drawing NUMBER 202-000-103, REV. EE. SPECIFIC GUESTIONS ON THE SPECIFICATION CAN HE FOWANDED TO HARNY WHITTEMORE, 15975, MS. 8-55, TEST EQUIPMENT DESIGN.

PHIUR TO RUHNING BASICIOT, THE MULTIMODE I/O TESTER BOARD MUST HE IN PLACE, ALUNG WITH THE NECESSARY INTP AND DCHP JUMPERS.

WHEN RUNNING IN MANUAL MODE, THE USER MUST FIRST ENTER A KEY DENUTING WHAT CUMPUTER TYPE THE PROGRAM IN RUNNING ON.

PROGNAM EXECUTION TIME IS APPROXIMATELY 25-35 SECONDS.

ON THE REAL TIME CLOCK EXENCISER, LOOP COUNT VARIATIONS DUE TO THE MEMONY REFRESH CYCLE AND THE INDERTIMINATE NATURE OF THE PREFETCH PROCESSOR MAY CAUSE AN INTERMITTENT "RTC FREQUENCY TEST FAILURE". THIS SHOULD BE IGNURED UNLESS THE MESSAGE APPEARS FOR THE MAJORITY OF THE PASSES (IN WHICH CASE IT SHOULD BE TREATED AS AN ACTUAL RTC FREQUENCY TEST FAILURE).

THE PROGRAM WILL TEST THE FOLLOWING ITEMS IN THE FOLLOWING SHUERS

DATA UUT, DATA IN INSTRUCTIONS' PULSE VERIFICATION- IS THE CURRECT PULSE ASSENTED ON THE 1/0 BUS?

DATA OUT, DATA IN INSTRUCTIONS' DATA PATH- DO THE INSTRUCTIONS PROPERLY LOAD/READ THE CORRECT REGISTER ON THE 1/0 TESTER BOARD?

3. DATA DUT, DATA IN, & NID INSTRUCTIONS' BUSY & DONE OPERATIONS-VERIFY THAT THE 'S','C', AND 'P' SUFFIXES CORRECTLY ASSERT THE 'STRT', 'CLR', AND 'IOPLS' I/O OUS SIGNALS, RESPECTIVELY.

HUSY & DUNE SHIP INSTRUCTIONS- ASSERT OR CLEAR THE SELB AND SELD INSTRUCTIONS TO TEST THE SKP- I/D INSTRUCTIONS.

IORST- SHOULD CLEAR ALL REGISTERS. 5.

10005 RIOT

7.

46 47 48

6. DEVICE SELECT TEST- ISSUE AN IORST TO CLEAN ALL DEVICES dusy places, set the musy flag on the 1/0 testen (device code 00). Execute successive sampmon+busy=flag instructions for device codes 2-76 (1 And 77 mould cause trouble). If theme are any other dusy flags set, then then the shor on the device code lines.

HAND- CHECK THAT THE MAKO PULSE WAS SENT ON THE I/O HUS.

8. INTA- CHECK THAT THE INTA PULSE WAS SENT ON THE I/O BUS. THE I/O TESTER WOARD PROVIDES AN ADDITIONAL TEST OF INTA. SPECIFICALLY, IT HEADS THE DATA HEGISTER IN OLD MODE.

9. VENIFY DATA CHANNEL OUT (DCHO) AND DATA CHANNEL IN (DCHI) I/O PULSES.

10. PROGRAM INTERRUPT COUNTER TEST- AN INTERRUPT CAN BE MADE TO CCUR AS A FUNCTION OF THE NUMBER OF REGUEST EMARLE PULSES (AS SPECIFICD IN THE MORNM CTR IN THE FUNCTION REGISTER) AND AS A FUNCTION OF THE COMPUTER TYPE, FOR THIS TEST, START THE FUNCTION REGISTER'S PROGRAMMED INTERRUPT COUNTER, AND START A LOOP COUNTER INCREMENTING, WHEN THE PROGRAM INTERRUPT OCCURS, THE LOOP COUNTER SMOULD BE NITHIN A YET TO BE DETERMINED RANGE OF A COMPUTEN TYPE-SPECIFIC CONSTANT, THE CONSTANT AND ITS RANGE WILL BE DETERMINED THROUGH EXPERIMENTATION. THIS TEST IS HUN ONLY IN DTUS MANUAL MUDE.

11. DATA CHANNEL INPUT TEST- IN NEW MODE, VARY THE MEMORY DATA BUFFER ADDRESS (DAA), NUMBER OF WORDS THANSFERRED PER DATA CHANNEL OUT CALL (I.E., THE DATA CHANNEL RANGE, OCHR), THE NUMBER OF REGUEST ENABLE PULSES BETHEEN THANSFERRED WORDS (ROEC, REGUEST ENABLE COUNT), AND THE SEED FOR THE RANDOM NUMBER GEMERATOR (SEED). IN ALL CASES, THE NUMBERS INPUTTED FROM THE TESTER BOARD SHOULD EQUAL THE NUMBERS GEMERATED BY AN EGUIVALENT SOFTWARE NANDOM NUMBER GEMENATOR.

12. OATA CHANNEL OUTPUT TEST- IN NEW MODE, VARY THE SAME VARIABLES, EXCEPT THAT A SUFFER OF NUMBERS FROM MEMORY WILL GE IMPUTTED INTO THE TESTER BOARD. THE NEW NUMBER IN THE DATA REGISTER AFTER EACH WORD IMPUTTED WILL DE THE PREVIOUS VALUE OF THE DATA REGISTER EXCLUSIVE ORRED WITT THE INPUTTED NUMBER (THE ORTINAL VALUE OF THE DATA REGISTER BEING D). AT THE END OF THE TRANSFER, IF THE EXPECTED DATA IS NOT IN THE DATA REGISTER, OR THE ADDRESS REGISTER <> DBA<(DCHM+1)+8, THEM AN ERROW OCCUPRED.

13. REAL TIME CLOCK EXERCISER- TEST THE 10, 100, AND 1000 HZ FREQUENCIES AGAINST THE 60 HZ FREQUENCY FOR REASONABLE ACCURACY. USES INTERRUPTS, LOOP COUNTS, AND TIMEGUIT ERROR CHECKING. SEE PANAGRAPH ABOVE REGARDING RIC FREQUENCY TEST FAILURES.

.ENDC .EJEC

VAMES HASICIO	T.SH	PART NUMBER: 044-0015
DESCHIPTIONE	MASIC INPUT / DUTPUT TES	T
REVISION MIST	0441	
	DATE	
NEV.		

0004 -10T