

617-480-1100
x27871

NOVA 4 FAMILIARIZATION

STEPPER DISPLAYS

8 CABLES

HOURS ON BOARD

ALU IN

ALU OUT

DISPLAY

OCTAL MICRO WORD ADDR

ALLOWS STOPPING AT ADDR OR
INSERTING ADDR

MONDAY

TEXT INSTRUCTIONS

OVERVIEW - DOCUMENTATION

- 16,5 SLOT

- S/X/C DIFFERENCES

- CPU BLOCK

- ARCHITECTURE CAB

TUES

= REVIEW

= CPU OPS (BLOCK DETAIL)

- SELF TEST

= VIRTUAL CONSOLE OPS

- VIRTUAL CAB

WED

- CPU PRINT TOUR

- MEMORY BREAKDOWN

- DIAGNOSTICS USAGE

NOVA 4 CONT'D

(2)

THUR

MEMORY	BLOCK
"	PRINT TOUR
P/S	BLOCK
"	PRINT TOUR

Documentation

INTF DESIGN 014-629-00
 FR04 NOVA 4 S/X 015-95-01
 NOVA 4 PROGRAMSERS 014-617-00

CPU X
 PRINTS 001/624 - 16-677

CP0 c 001-1600-04

BRUMEM	001-1229-03	32-128 671-03
		16-67 674-03

P/S	1523-04	16 670-03
	1524-08	16-688-10
	1585-	

CONSOLE	1585-00	661-00
---------	---------	--------

WIRE LISTS	008-2599-01	
	3310 00	

3

WIRING DIAG 001-1607

A SIDE 001639 -00

B SIDE 0011640 -00

WIRE 1607-01 /

B/P 001-1563-01 /

(5) 001-1616-03 006-861-03 ←

001-1619-01 006-696-01

1621 -00

NOVA INSTRUCT

FZE ALC - 8

F+EFA+D+E MRI - 6 ^{w/Ac} VMP / VSR / ISZ / DSZ / LDA / STA ^{w/Ac}

F+E I/O = 4

~~TRAP~~
13 YTE - 8 BITS

I/O DEVICE CODE 01

LOAD BYTE STORE BYTE

LDB


ACS BYTE POINTER
 ACD DEST FOR BYTE (8-15)
 (0-7) SET TO ZEROES

STB ACS BYTE POINTER


ACD ~~DEST~~ BITS (8-15) GO TO MEM UPPER
 OR LOWER 8 BITS
 0-7 OTHER 8 BITS UNCHANGED



BYTE POINTER



STACK - PORTION OF MAIN MEMORY FOR
 TEMPORARY STORAGE OF DATA VARIABLES



STACK POINTER - 15 BIT REG
WHICH HOLDS THE ADDRESS
OF THE TOP OF THE STACK

INCREMENTS SP BEFORE PLACING
WORD INTO MEMORY

FRAME POINTER. 15 BIT REGISTER WHICH
HOLDS AN ADDRESS TO REFERENCE
A FRAME INSIDE THE STACK

STACK OVERFLOW

- ① PUSH DATA ON STACK
- ② $SP = 400$ OR ANY MULTIPLE TABER OF
- ③ $ION = I$

1 DISABLE MAP

2 STORE $PC + 1 \rightarrow LOC \phi$

3 JUMP @ LOC 3

2004C

STANDARD

- CPU
- ASYNC IO
- 32KW MEM
- APL
- PF AUTO RESTART

OPTIONS

- MULDIU
- 8KW 16KW 32KW
- R.T.C.
- B.B.U.

4S

CPU ASYNC IO APL APF/R

- R.T.C.
- 4WAY INTERLEAVED
- PREFETCH PROCESSOR

16KW OR 32KW SC

- B.B.U.
- MULDIU
- FPU 16 SLOT ONLY

4X

CPU/ASYNC IO APL APF/R

- RTC
- 4WAY INTERLEAVED
- P.F.P.
- M.M.P.U

- MULDIU
- FPU - 16 SLOT ONLY
- B.B.U

(7)

FRU MANUAL SECTION 1

+

LAB IDENTIFICATION OF NOUVEAU FRU PARTS

Block Diag of CPU

HANDOUT

+

CHAPTER 11 1990

2 MODES OF OPS.

~~CPU~~ ~~CPU~~ CPU in RUN OR CONSOLE
MODE

SAGE

STARTING ADDRESS GENERATOR FOR
MICRO CODE

PRIORITY

- ① DATA CHANNEL
- ② INTERRUPT OR NMI FROM SYSTEM TERMINAL
OR R.T.C.
- ③ PFP
- ④ INST


8

NOVA 4X CONT

~~CONTROL~~ CONTROL STORE

- 100 0_{10} LOCATIONS
- 56 BITS LONG
- ROM (14 512 X 8 BIT)

μ INST \approx 200 NS



FOR EACH STATE CYCLE CHECKS PRIORITIES
 MOST OF MICRO CODE INST ARE
 SEQUENTIAL

MICRO - CODE

2 FUNCTIONS

① CONTROL DATA MANIPULATION

UNIT & MEMORY

② DETERMINE NEXT INST TO BE
 EXECUTED

MICRO CODE NOV 4 5/5

CONTROL STORE

FIRMWARE

DATA MANIPULATION	NEXT STATE SELECT
-------------------	-------------------

2 MAIN FUNCTIONS

DATA MANIPULATION

01	23	4-6	7-11	12-16	17-19	20-22	23-25	26
MEM	UNUSED	EXTSOURCE	A-REG	BREG	ALU	ALU	ALU	CRY
CTL		SELECT			FUNCT	SOURCE	DEST	

00 - XMEM

01 REGS - SYNC TO I/O CTRLS FOR INTERRUPTS & OCH

10 - READ

11 WRITE

NEXT STATE SELECT

27-29	30-32	33-35	36-41	42	43-53	54-55
RANDOM	TRUE	FALSE	TEST	?	LITERAL	UNUSED
	STATE	STATE	CONDITION			
	CHANGE	CHANGE	SELECT			

000 }
 001 } GREATER RANDOM
 010 } FIELD
 011 }

XRAND (NOOP)
 CRF - CLEAR REG TO FETCH (PEP)
 FPMEM - FLOAT POINT MEM OPS
 ENCP

WRESER

- 0100 RAND (0)
- 101 RAND (1)
- 0110 RAND (2)
- 111 RAND (3)

TEST COND SELECT

TRUE SIGNAL JUMPS TO FALSE FIELD?

T-R STATE CHANGES

000 JUMP - LITERAL GOES TO NEXT
MCODE ADDRESS

001 PUSH - LITERAL GOES TO NEXT
MCODE ADDRESS & CURRENT
MCODE ADDRESS TO MSTACK

010 DECODE USES ~~TR~~ DECODE LOGIC
FOR NEXT ADDRESS IN MCODE

011 SAGE GENERATE NEW SAGE FOR

NO PHANTOM COULD NEW MICRO CODE ADDR AT END
BIE DIFFERENT ADDR EACH TIME OF INST OR CURRENT MICROINST OPS

100 POP MICRO STACK → NEXT MICRO ADDR

101 CONT CONT AT M PC PLUS 1

LITERAL FIELD

- I - MICRO VMP ADDR
- II - CONSTANT
- III - RANDOM FUNCTION

CONSTANT → LITERAL GOES TO
 ACU IN BUS USED IN CONSTANT # 8 BITS

IN DIEPOT USE RESET TO T/S... RESET
 GOES TO ^{ADDR} 377 IN MCODE THEN FOLLOWS SET
 SEQUENCE

VIRTUAL CONSOLE

100000 = PFP IS OK

~~DATA~~

CALL	1	2	2	4	5	6
D9C1	EXT SOURCE	A REG	B REG	ALU OPS	ALU TEST	MEMA CONT

NOVA 4 X

D902	RAND	TEST	TSC	FSC	LITERAL
	0	VARTFE			
	1				
	2				

PN^{FOR} S/X 277-102-03 NOVA 4 MCODE

STEPPER

P910 D3 W26 ENAB MCODE ADDR

P91 B6 W16^(TP3) ENAB ALU OUTRIES LOWER

P91 D6 TP1 ENAB ALU OUTRIES UPPER

~~But~~

200NS CLK { P93 B4 BusQ CLK B (FOR MCODE ADDR)

{ PA91 B7 BusQ CLK A (FOR ALU IN)

MEMORY

1 BOARD 4 MODULES -

- A
- B
- C
- D

NOVA 4 X MEM

FULLY POPULATED BOARDS
HAVE 2 BANKS

- A ⁰
- B ⁰
- C ⁰
- D ⁰

	INPUT	→	OUTPUT	REQ
MOD	A		w - y - x - z	
	B		x z y w	
	C		y w z x	
	D		z x w y	

ASSURES PROPER SEQUENCING OF MEM OUT

75

OE L

REFRESH

16K RAM - 12.8ms REFRESH CYCLE STARTED


4K RAMS 25.6ms

PRIORITY OVER ALL OTHER OPS

CYCLE TAKES 900NS

RADR (0-6) ONLY ASSERTED DURING REFRESH

EVERY 1.64MS (WHOLE BOARD) REFRESHED 128x128?



NOVA 4D DIAGNOSTICS

→ 06 3501

POWERUP

RESET 3777

RST 2266

3035

3036

3037

3040

3041

3042

43

44

45

46

2435 - 2261

2436

2443

44

2267

2270

2313

2314

2333

2334

2335

2314

2315

16

2271

2547

2550

2551

2552

3

4

5

6

3000

1

11

2561

2

3

4

5

67

74

75

76

77

2600

2272

2273

2274

CONSOLE REV

2277

2301

3001

3002

3006

2303

2313

2333

2335

2314

2315

15

33

2304

34

2305

35

3522

14

3523

15

3524

16

3525

2342

3540

43

3477

SAGE — 44

3500

3501

DISCODE 3261

91ETNEXT

3536

INST

3537

2306

2307

2311

12

13

RUN

2637

2644

3060

2435

2436

2443

44

3062 - 3070

3522

(17)


16 SLOT P/S

5 FUSES in VNR PS 2AC
3DC

PS/ +5 IS MASTER VOLT ON PS OTHERS RELY ON IT

15V DEVELOPED BY T12 AND +4 OR 3V REG

CONSOLE ROM
FLOW
CONSOLE ROM
TO
4BITSLICERS
TO
PFP REGS



NO	REV	DATE	BY	CHKD BY	DESCRIPTION
1	1				INITIAL DESIGN
2	1				REVISION
3	1				REVISION
4	1				REVISION
5	1				REVISION
6	1				REVISION
7	1				REVISION
8	1				REVISION
9	1				REVISION
10	1				REVISION

DAI GENERAL CORPORATE
SOURCING, ESS, CHIZI
NOVAYX
BLCK

RESIDUAL FILE (HOLDS CPU STATUS)


CANNOT BE DONE IN 4BITSLICERS



NOVA 4 X MICROWORD

7 NOT USED

10 NOT USED



TEST	DESCRIPTION
(00) DCHV.	DCHVIOL
(01) PMX.	PMX
(02) PFP RYD.	PFP RYD
(03) MAP/VCB.	MAP/VCB
(04) SIGN.	SIGN
(05) PRSIGN.	PRSIGN
(06) IODONE.	IODONE
(07) AUTOK.	AUTOK
(08) ALCSKP.	ALCSKP
(09) ALUCOUT.	ALUCOUT
(10) FAST.	FAST
(11) INTR.	INTR
(12) EXC.	EXC
(13) ITOBUSY.	ITOBUSY
(14) ALU4.	ALU4
(15) ALU5.	ALU5
(16) ALU6.	ALU6
(17) ALU7.	ALU7
(18) ALU3.	ALU3
(19) ALU2.	ALU2
(20) ALU1.	ALU1
(21) ALU0.	ALU0
(22) ALU15.	ALU15
(23) ALU14.	ALU14
(24) ALU13.	ALU13
(25) ALU12.	ALU12
(26) ALU8.	ALU8
(27) ALU9.	ALU9
(28) ALU10.	ALU10
(29) ALU11.	ALU11
(30) UARTE.	UARTE
(31) FPTB.	FPTB
(32) ALUZERO.	ALUZERO
(33) FFB.	FFB
(34) MEMOK.	MEMOK
(35) FFSKP.	FFSKP
(36) (INVERTED).	look at inverted signal
(37) IRS.	IRS
(38) CONSOLE.	CONSOLE
(39) DCHROW.	DCHROW
(40) FZZERO.	FZZERO
(41) DCHR.	DCHR
(42) SYNCDCR.	SYNCDCR
(43) FALSE.	FALSE
(44) CARRY.	CARRY
(45) ALUI0.	ALUI0
(46) ALUI1.	ALUI1
(47) ALUI2.	ALUI2
(48) ALUI3.	ALUI3
(49) ALUI4.	ALUI4
(50) ALUI5.	ALUI5
(51) ALUI6.	ALUI6
(52) ALUI7.	ALUI7
(53) ALUI8.	ALUI8
(54) ALUI9.	ALUI9
(55) ALUI10.	ALUI10
(56) ALUI11.	ALUI11
(57) ALUI12.	ALUI12
(58) ALUI13.	ALUI13
(59) ALUI14.	ALUI14
(60) ALUI15.	ALUI15

Y = ALU BUS
F = Function Bus on SCICER
Control Manipulation Logic + Mem.
Control Processor Logic

* Dot

Remember with testing to avoid false

STATE CHANGE
 (0) JUMP LITERAL OF INST. -> NEXT ADDR.
 (1) PUSH LITERAL OF INST. TO SEQ. STACK
 (2) DECODE -> Next Addr. -> Next Addr.
 (3) SAGE -> Next Addr.
 (4) POPJ MICRO STACK -> NEXT ADDR.
 (5) CONT. CONTINUE AT PC PLUS 1

RANDOM (GREATER)
 (0) XPRND - NOPE
 (1) XPRND (clear to request fetch (PFP))
 (2) FPNEM
 (3) INCPM
 (4) RAND (0) (examine literal field for breakdown of rand 0,1,2, and 3)
 (5) RAND (1)
 (6) RAND (2)
 (7) RAND (3)
 * CEM 46=0 ENABLE LESSER IN LESSER
 * CEM 47=1 DRIVE DATA BUS

CARRY
 (0) Cn=0
 (1) Cn=1

** Reg used for MulDiv. DIRECT?*

EXT SRC SEL	DESCRIPTION
(0) DATA	DATA BUS
(1) MEMOUT	MEMOUT BUS
(2) EPC	EXTERNAL PC
(3) LIT	LITERAL FIELD
(4) SWAP	BYTE SWAP
(5) EFA	SHORT EFFECT ADDR.
(6) PFP	PFP BUS
(7) XESRC	NOPE

EXT SRC SEL	DESCRIPTION
(0) DATA	DATA BUS
(1) MEMOUT	MEMOUT BUS
(2) EPC	EXTERNAL PC
(3) LIT	LITERAL FIELD
(4) SWAP	BYTE SWAP
(5) EFA	SHORT EFFECT ADDR.
(6) PFP	PFP BUS
(7) XESRC	NOPE

CALL	EXT. SOURCE	A REG.	B REG.	ALU OPERATION	ALU DEST.	MEM CONTROL
DC01	EXT. SOURCE	A REG.	B REG.	ALU OPERATION	ALU DEST.	MEM CONTROL
DC02	RANDOM	TEST COND.	TSC	FSC	LITERAL	

MODEL 4 MICRO CONTROL HAND

ON THE SCHEMATIC IDENTIFY A SYMBOL TO THE ASSEMBLER BECAUSE OF THE OPERANDS ARE IDENTIFIED AS PLUS) M (MINUS) OR (OR) (AND) X (XOR). AFTER AN OPERAND CAUSES THE OPERAND TO BE INVERTED.

FUNCTION SELECT

Table listing ALU function fields (e.g., ARQ, DP1, DP2) and their corresponding ALU sources (e.g., A and B, A and C, A and D).

ALU SOURCE

Table listing ALU operation codes (e.g., ARQ, DP1, DP2) and their corresponding ALU sources (e.g., A and B, A and C, A and D).

ALU DESTINATION FIELDS


Table listing ALU destination fields (e.g., A, B, C, D) and their corresponding ALU sources (e.g., A and B, A and C, A and D).

F = ALU OUTPUT

MEMORY CONTROL

Table listing memory control fields (e.g., Memory control field) and their corresponding ALU sources (e.g., A and B, A and C, A and D).

MEM 17-22+26



CALL DCCI

SWAP

PC (no external source)

This file contains a compilation of aspects of the DGC-M system that are recognized to be either new or different with respect to the Nova3.

1. Virtual console - Instead of a switches and lights console, minimal hardware console along with a microNova-like ODT debugger console is implemented. The READS function is maintained by reading via microcode, a location from the ODT memory. The ODT console maintains the capability to stop, start, continue, examine, program load, and deposit.

2. No parity memory option exists.

3. Timing relations both absolute and relative have changed between DGC-M and either the Nova3.

4. A UART is used for device TIO and TTI. The double buffering capability of the UART is used meaning that from the time that TTI done is set until the character is missed is equal to a character time rather than a bit time. When a character is sent to device TIO, the character transmit interrupt may occur instantly thereafter.

5. Certain degenerate and purposefully not entirely enumerated cases will yield different results than previous implementations. Some examples are:

1. An integer divide which causes an overflow will have different results in AC0 and AC1.
2. Memory read operations that causes a map error will return read data as that of the previous non-fetch memory request.

There are certainly more differences of this type.

6. Program references to non-existent main memory will return all ones rather than all zeros.

7. Up to 256K words of physical memory can be supported. This memory can be addressed by extending the physical page entry of the Nova3 map entry to a 6 bit field. This removes the validity protect bit from the map entry.

8. There are several differences between DGC-M MMPIU and Nova 3

- a) Write Status always affects status bits 1, 9 and 10 on DGC.
- b) The violation Data and Address registers always contain the values from the most recent violation.
- c) MIO to device 2 does not clear the Violation Address register.
- d) Single cycle enable should only be used with non-indirect LDA or SIA instructions.
- e) I/O and autoindex protection does not work on single cycle.
- f) A validity violation aborts an instruction during operation. Thus, an invalid LDA will not modify ACC.
- g) An invalid DCH output cycle will put out the data from the most recent valid memory read.
- h) Auto increment/decrement isn't supported during the enabling of the Map.

Instructions for general use:

LDB	- Load byte	- 01100001SS000001
STB	- Store byte	- 01100100SS000001
MULS	- Signed multiply	- 0111111010000001
DIVS	- Signed divide	- 0111111000000001

Diagnostic instructions:

PSPAR	- Voltage margin	- 0110011100000001
CGTST	- Microdiagnostic	- 0110011101000001
MSZ	- Memory size	- 0110011110000001
GALOP	- Memory test	- 0110011111000001

where DD means ACD, SS means ACS, and FF means function.
LDB, STB, MULS, and DIVS are functionally compatible with
their Eclipse counterparts.

Note that LDB and STB will require a new macro assembler
opcode definition type because the ACS field resides in
bits 8 and 9.

12. If a DDA instruction is issued to the DGC-N real time
clock which attempts to set the RTC to the frequency that
it is presently at then no change will occur in the timing
of the RTC intervals. If the RTC frequency is set to a
different frequency, then the time of the next RTC interval
should be considered unpredictable.

.TITL NMEMREF

; Nova memory reference microcode

RLOC 1

; Instruction LDA - Load accumulator

; -- Nova decode entry point --

; Moves a word out of memory and into an accumulator.

;

; The word addressed by the effective address ("E") is placed in

; specified accumulator. The previous contents of the location

; by "E" remain unchanged.

LDA: DGC1 XESRC,XAREG,XBREG,XALU,.FOUT,READ
DGC2 CRF,PHX.,CONT,JUMP,MXR1

003510

~~.PUSH~~ .DGC1 XESRC,XAREG,XBREG,XALU,.FOUT,XMEM
DGC2 CRF,TRUE,CONT,XFSC,XLIT

003511

~~.PUSH~~ .DGC1 MEMOUT,XAREG,ACD,D,B.FOUT,XMEM
DGC2 XRND,TRUE,SAGE,XFSC,XLIT

003512

~~.PUSH~~ .

RLOC 1

; Instruction STA - Store accumulator

; -- Nova decode entry point --

; Stores the contents of an accumulator into a memory location.

;

; The contents of the specified accumulator are placed in the wo

; addressed by the effective address ("E"). The previous conten

; the location addressed by "E" are lost. The contents of the

; specified accumulator remain unchanged.

STA: DGC1 XESRC,ACD,ACD,B,B.AOUT,WRITE
DGC2 XRND,MAPWCB.,SAGE,JUMP,WCB1

003513

~~.PUSH~~ .

5 DGCN.

STAC 100

; Short effective address calculation - page 0 relative
; -- Nova SAGE entry point --

LOC 3761

- 11 BITS

DIMPT 00 2501

H = TRUE FIELD
E = FALSE FIELD

EA0: DGC1 EFA, XAREG, ADR, D, B.FOUT, XMEM
DGC2 XRND, IR5., DECODE, JUMP, DEF
~~PUSH~~

003761

; Short effective address calculation - PC relative
; -- Nova SAGE entry point --

LOC 3741

EA1: DGC1 EPC., IPC, TEMPO, APD., B.FOUT, XMEM
DGC2 XRND, TRUE, CONT, XFSC, XLIT
~~PUSH~~

003741

DGC1 EFA, TEMPO, ADR, DPA, B.FOUT, XMEM
DGC2 XRND, IR5., DECODE, JUMP, DEF
~~PUSH~~

003742

; Short effective address calculation - AC2 relative
; -- Nova SAGE entry point --

LOC 3721

EA2: DGC1 EFA, AC2, ADR, DPA, B.FOUT, XMEM
DGC2 XRND, IR5., DECODE, JUMP, DEF
~~PUSH~~

003721

; Short effective address calculation - AC3 relative
; -- Nova SAGE entry point --

LOC 3701

EA3: DGC1 EFA, AC3, ADR, DPA, B.FOUT, XMEM
DGC2 XRND, IR5., DECODE, JUMP, DEF
~~PUSH~~

003701

; Trap instruction
; -- Nova SAGE entry point --

LOC 3405

TRAPA: DGC1 XESRC, XAREG, XBREG, XALU, .FOUT, XMEM
DGC2 XRND, TRUE, JUMP, XFSC, TRAP
~~PUSH~~

003405

LOC 3425

TRAPB: DGC1 XESRC, XAREG, XBREG, XALU, .FOUT, XMEM
DGC2 XRND, TRUE, JUMP, XFSC, TRAP
~~PUSH~~

003425

LOC 3445

TRAPC: DGC1 XESRC, XAREG, XBREG, XALU, .FOUT, XMEM

VIRTUAL CONSOLE LAB

- 1 - Power up the display terminal.
 - Power up the machine and observe the display.Does it display the following?


OK
!000000
!

- 2 - If yes, go on, if no, consult your instructor.
- 3 - Consult the FRU manual pp. 12,13 for the command summary (Table 2.2)
- 4 - Examine all of the Internal cells, noting their meanings in table 2.1
- 5 - Examine some of the memory locations.
What data pattern do they contain. Why?
- 6 - Deposit the following program into memory beginning at Loc. 5000, then start (RUN) at Loc. 5000. (See table 2.3)

5000-020421	5015-061111
5001-040421	5016-063511
5002-020421	5017-000777
5003-040020	5020-001400
5004-022020	5021-000006
5005-101300	5022-000000
5006-004407	5023-005023
5007-101300	5024-006412
5010-004405	5025-054517
5011-014411	5026-052440
5012-000772	5027-042111
5013-063077	5030-042040
5014-000764	5031-044524

- 7 - If you made no errors while depositing and running the program, there will be a message displayed. If you do not get an intelligible message displayed, go back and check your data, beginning at Loc. 5000, and try again.

FRONT CONSOLE



DG-03062

Figure 2.1 FRONT CONSOLE

Table 2.1
INTERNAL CELLS

Internal Cell #	Internal Register
0-3	The contents of the accumulators ACO through AC3 respectively.
4	Return address (the contents of the program counter when VC was entered).
5	Stack pointer
6	Frame pointer
7	Interrupt enable flag status bit: 0 = interrupts off 1 = interrupts on
10	MMPU status bits before VC was entered (NOVA 4/X only): BIT MEANING WHEN 1 0 Program mapping enabled 1 Data channel mapping enabled 2 Program map inhibited 3-8 Reserved for future use 9 Single cycle write protect enable 10 Single cycle select (0 = A, 1 = B) 11 Auto increment/decrement protect enable 12 Defer protect enable 13 I/O protect enable 14 Write protect enable 15 Program map select (0 = A, 1 = B)
11	Data switch register: Replaces the conventional console data switches. When the system is in run mode (i.e., not in VC mode) and a READS instruction is executed, the 16-bit contents of this register are read by the CPU.
12	Value of the carry bit

Table 2.3
FUNCTION COMMANDS

Command	Function
P Proceed	Starts program execution at the memory location specified by the contents of internal cell number 4 (See Table 2.1).
nR RUN	Issues an I/O Reset; clears the MMPU (NOVA 4/X only), and starts program execution at the memory location specified by the octal number n.
I IORST	Issues an I/O Reset, and clears the MMPU (NOVA 4/X only).
nL LOAD	Performs a program load from the device whose device code is equal to n. Bit 0 of n is a 0 for a low-speed device, and is a 1 for a high-speed device.
F FLOAD	Performs a DG field service cassette bootstrap load (for DGC use only).
K KILL	Cancel the entire line just typed, and prints a question mark (?).


Table 2.2
CELL COMMANDS

Command	Function
nA	Open the internal cell whose internal cell number is equal to n. (Refer to Table 2.1 for the internal cell numbers.)
n/	Open the memory location whose address is equal to the octal number n: n is a 17-bit address.
(Carriage Return)	Close the current cell, and open the next consecutive cell.
(Line Feed or New Line)	Close the current cell, but do not open another.
/	Close the current cell and open the memory cell whose address is equal to the contents of the current memory or internal cell.

- SAVE
1. Increment Stack PTR
 2. AC0 → Stack
 3. Increment Stack PTR
 4. AC1 → Stack
 5. Increment Stack PTR
 6. AC2 → Stack
 7. Increment Stack PTR
 8. Frame PTR → Stack
 9. Increment Stack PTR
 10. Carry + AC3 → Stack
 11. Stack PTR → Frame PTR
 12. Stack PTR → AC3

RET

1. Frame PTR → Stack PTR
2. Stack → Carry + PC
3. Decrement Stack PTR
4. Stack → Frame PTR
5. Stack → AC3
6. Decrement Stack PTR
7. Stack → AC2
8. Decrement Stack PTR
9. Stack → AC1
10. Decrement Stack PTR
11. Stack → AC0
12. Decrement Stack PTR



At end of SAVE
Stack PTR, Frame PTR,
and AC3 point to last word
pushed onto Stack.

At end of RET
AC3 and Frame PTR point
to 5th word of last frame
and Stack PTR points to last
word pushed on stack.

CHAPTER 11
CPU OPERATION

The board is a multi-function board consisting of a central (CPU), main memory, a virtual console, and an asynchronous communications interface. A real-time clock is optional.

The system's activities by executing assembly language instructions. The NOVA instruction set is enhanced with load instructions and, optionally, signed multiply and divide instructions. The CPU operates in two modes: run and console. In run mode, instructions are stored in main memory. In console mode, instructions are stored in the virtual console.

The board provides either 32K bytes (16K words) to 64K bytes (32K words) of random access memory.

- allows a user to examine and modify the system's state (system terminal) connected to the resident asynchronous communications interface - a programmed I/O controller which contains a transmitter and a receiver. It provides full-duplex communication with an asynchronous terminal and the CPU.

- an option which provides the system with four program bases.

The CPU board is interconnected by three 16-bit buses: the CPU bus, the I/O bus, and the system bus. The CPU bus, in turn, is connected to the system bus by the 48-line I/O bus. This bus consists of the data bus, which transfers all data, plus 32 lines which carry program interrupt, data channel, and system control signals. Figure 11.1 shows the interconnection of these buses and the CPU board.

The components of the CPU are a control processor and a data bus.

The control processor executes the NOVA 4/C instruction set by executing assembly language instructions as a macroinstruction. The control processor then executes the sequence of instructions needed to perform the specified function. When the macroinstructions control the data paths and the data manipulation unit as well as the operation of main memory/output.





Figure 11.1 CPU Board Block Diagram

This manual is the property of DCC and shall not be reproduced in whole or in part without DCC's prior written approval. The drawings, specifications, and other data contained herein are the property of DCC and shall not be reproduced in whole or in part without DCC's prior written approval.

NOVA 4C


Digital Equipment Corporation (DEC) has prepared this manual for use by DEC personnel and customers as a guide to the proper installation, operation, and maintenance of DEC equipment and software. The drawings and specifications contained herein are the property of DEC and shall neither be reproduced in whole or in part without DEC's prior written approval nor be implied to grant any license to make, use, or sell equipment manufactured to accordance therewith.

Figure 11.2 Control Processor Block Diagram



NOVA 4

Figure 11.3 Data Manipulation Unit Block Diagram




This General Corporation (DGC) has prepared this manual for use by DGC personnel and customers as a guide to the proper installation, operation, and maintenance of DGC equipment and software. The drawings and specifications contained herein are the property of DGC and shall neither be reproduced in whole or in part without DGC's prior written approval nor be employed to grant any license to make, use, or sell equipment manual prepared in accordance herewith.

NOVA 4c

Digital Equipment Corporation (DEC) has prepared this manual for use by DEC personnel and customers as a guide to the proper installation, operation, and maintenance of DEC equipment and software. The drawings and specifications contained herein are the property of DEC and shall neither be reproduced in whole or in part without DEC's prior written approval nor be used to grant any license to make, use, or sell equipment manufactured in accordance herewith.

Figure 11.4 Main Memory Block Diagram



NOVA 4e

burst refreshes, while the battery backup operates, the logic starts a battery backup refresh operation every 12.6 time, the memory address register provides the row refresh operations. The row address section of this addressable counter; however, it only functions as a power failure.

of a battery refresh, the memory timing logic drives high state to start the refresh operation. When PFSTART state, the memory address register increments the row address. The register supplies this address to main memory via the memory carries out the refresh operation in the same as a normal refresh operation.

the timing for the refresh operations and a refresh

ole resides in a 512-word by 16-bit ROM. This ROM also assembly language instructions needed to implement the address. The memory address register provides addresses to the MADR bus.

processor operates in console mode, the virtual console instructions which the console processor executes. When console ROM is enabled, it sends instructions to the IR and MBUS. Data from the virtual console ROM goes to the processor. The virtual console can access main memory by using the RAM array to use the MBUS.

INTERFACE AND REAL-TIME CLOCK

interface is a programmed I/O controller which provides communications between the CPU and a serial, asynchronous interface with a 20mA current loop or an EIA RS-232C communications

ment of the interface is a Universal Asynchronous Receiver/Transmitter (UART). The interconnection between the UART and components of the interface is shown in Figure 11.6.

on contains both a transmitter and receiver, is the link between the interface and the terminal. Jumpers provide characteristics. The BAUDRATECLK clock from the memory provides the baud rate. The frequency of this clock is jumper in the memory timing logic. BAUDRATECLK supplies transmitter and receiver clock inputs.


When communicating with the terminal, the UART transmits and receives character codes in serial form. When communicating with the CPU under program control, the UART's transmitter receives data in parallel form from the ALUOUT bus and the receiver places data in parallel form on the ALUIN bus.


The modem control signal, Clear to Send, is connected to the UART's transmitter clock input line and inhibits data transmission when at the low state.

The real-time clock option provides four program-selectable time bases: power line frequency, 10 Hz, 100 Hz, 1000 Hz, and 10000 Hz.

Both the interface and the real-time clock option use a non-maskable interrupt control which is independent of the standard I/O interrupt facility. The Busy and Done flags and the priority mask bits for these devices are located in the I/O flag register, which resides in the data manipulation unit.

Figure 11.6 Asynchronous Interface and Real-Time Clock Block Diagram





FOR VOLTAGE SENSING

WAIT 5MIN AFTER TURNING OFF POWER

HIGH VOLTAGE SENSING INDICATES CAPS ARE CHARGED

FOR RTC 60n

PERM CONSOLE

FORMPS

840 = 40 MHz = 25ns
820 MHz = 50ns
10 MHz = 100ns
5 MHz = 200ns

6 CLOCKS

NOVA 4/SIX SYSTEM

Handwritten notes and scribbles at the bottom right of the page.

REVIEW EXERCISE

<u>LOC.</u>	<u>101</u>	<u>DATA</u>
10 LDA 0@ 20	ACC 77 100 101	20-77 -100 101 -102
11 DSZ 50	277	30-300 = 77
→12 STA 0@ 50	77 100	50-300 -277 -276 77
13 ISZ 51	177 76	51-177775 -76 77
14 JMP .-4		52-77
15 JSR 40	ACC 3 = 16	100-7
16 HALT		101-77
.		102-777
.		

40 LDA 2, 52 2 = 77 ACC
 41 LDA 1@ 30 300 77
 42 SUB# 1, 2 SZR
 43 JMP .-2
 44 JMP 0, 3 PC → 108 108

ACC
 101
 ACC 2 = 77
 3 = 77

PC
200
 277 - 7
 -276 - 77
 275 - 777

ACC
 777
 300 = 7
 777

STACK INSTRUCTION EXERCISE

Follow the program through and fill in the appropriate accumulators and memory locations when the program halts.

Start:	100	LDA 0, 207	204	PSHA 3		AC0 = 111000 ¹⁰⁰³ 111111
	101	MTSP 0	205	RET		AC1 = 111111 ¹⁰⁰³ 111000
	102	LDA 1, 210	206	TRAP		AC2 = 000111
	103	MTEP 1	207	001002		AC3 = 1005
	104	LDA 0, 211	210	001005		SP = 1003
	105	LDA 1, 212	211	111111		FP = 1005
	106	LDA 2, 213	212	111005		46 = 206
	107	LDA 3, 214	213	000111		1003 = 111111 111000
	110	PSHA 0	214	177000		1004 = 111000 111111
	111	PSHA 1				1005 = 000111
	112	PSHA 2	47	001005		1006 = 1005
	113	POPA 0	1000	MFSP 0		1007 = x 000116
	114	POPA 1	1001	MFPP 1		1010 = 111000
	115	JSR 200	1002	HALT		1011 = 111111
	116	JMP 206				1012 = 000011
	200	SAV				1013 =
	201	PSHA 0				1014 =
	202	PSHA 1				
	203	PSHA 2				

LDB, STB EXERCISE

LOC.

30 LDA 3, 45
 31 LDA 0, 47
 32 MOVOL 0,0 ~~12000120~~³⁷⁷
 33 LDB 0,1
 34 AND 3,0
 35 LDB 0,2
 36 STB 0,1
 37 INC 0,0 = 120
 40 STB 0,2
 41 ISZ 47 12222
 42 DSZ 46 3
 43 JMP. -12
 44 HALT

DATA

~~45-177776~~
 46-000004
 47-000050
 50-000377 - ~~050377~~
 51-177400
 52-000077
 53-176000

ACCUMULATORS

AC0-~~177776~~ 50-121 -~~177700~~¹²⁰
 AC1- ~~50-121~~ 0377
 AC2- ~~000~~
 AC3-17776

Ac 3 - 177776
 0 - 50

~~11111110~~
 80 11 111 111
 000/000/001

111 111 111 111 110
 000 000 001 010 001


 0000 001 111 111

1 2 1 1 0
 1 0 1 0 0 0 0

1777
~~121~~
 111 111 111 110
 001 010 001

 111 111 000 000

Data General Corporation (DGC) has prepared this manual for use by DGC personnel and customers as a guide to the proper installation, operation, and maintenance of DGC equipment and software. The drawings and specifications contained herein are the property of DGC and shall neither be reproduced in whole or in part without DGC's prior written approval nor be implied to grant any license to make, use, or sell equipment manufactured in accordance herewith.



DG-06191

Figure 12.13 CPU ROM and jumper locations

Data General Corporation (DGC) has prepared this manual for use by DGC personnel and customers as a guide to the proper installation, operation, and maintenance of DGC equipment and software. The drawings and specifications contained herein are the property of DGC and shall neither be reproduced in whole or in part without DGC's prior written approval nor be implied to grant any license to make, use, or sell equipment manufactured in accordance herewith.

Assembly No.		ROM Part No.		Description
With ROMs	Without ROMs	Loc 29N	Loc 33N	
005-13554	005-12413	100-1831	100-1832	NOVA 4/C CPU with 32K byte (16K word) memory
005-13553	005-12413	100-1833	100-1834	NOVA 4/C CPU with 32K byte (16K word) memory and real-time clock
005-13552	005-12413	100-1835	100-1836	NOVA 4/C CPU with 32K byte (16K word) memory and multiply/divide option
005-13551	005-12413	100-1837	100-1838	NOVA 4/C CPU with 32K byte (16K word) memory, real-time clock, and multiply/divide option
005-13550	005-12415	100-1831	100-1832	NOVA 4/C CPU with 64K byte (32K word) memory
005-13549	005-12415	100-1833	100-1834	NOVA 4/C CPU with 64K byte (32K word) memory and real-time clock
005-13548	005-12415	100-1835	100-1836	NOVA 4/C CPU with 64K byte (32K word) memory and multiply/divide option
005-13547	005-12415	100-1837	100-1838	NOVA 4/C CPU with 64K byte (32K word) memory, real-time clock, and multiply/divide option

Table 12.1 CPU board assembly numbers and ROM part numbers