## Programmer's Reference Series

## Peripherals

## NOTICE

Data General Corporation (DGC) has prepared this manual for use by DGC personnel, licensees, and customers. The information contained herein is the property of DGC and shall not be reproduced in whole or in part without DGC's prior written approval.

Users are cautioned that DGC reserves the right to make changes without notice in the specifications and materials contained herein and shall not be responsible for any damages (including consequential) caused by reliance on the materials presented, including, but not limited to typographical, arithmetic, or listing errors.

NOVA, INFOS, and ECLIPSE are registered trademarks of Data General Corporation, Westboro, Massachusetts. DASHER, microNOVA, and ECLIPSE MV/8000 are trademarks of Data General Corporation, Westboro, Massachusetts.

## PREFACE

The Programmer's Reference Manual for Peripherals is designed as a companion volume to the Programmer's Reference Manuals for the NOVA line and ECLIPSE Computers. It furnishes the general principles and the specific details needed to program input/output (I/O) transfers between standard DGC peripherals and all DGC computers.

This manual consists of several sections. Section I introduces the theory of I/O programming on DGC computers and presents several complete examples of I/O programs. The remaining sections of the manual deal with the various families of peripherals supplied by Data General Corporation. Separate chapters in each section provide the specific information necessary to program the individual peripherals in each family. Section II covers terminals; Section III covers hard copy devices. Section IV deals with magnetic tape storage devices, including industry-standard magnetic tape units and the DGC cassette. Section V covers fixed head discs, disc cartridges, and disc packs. Section VI describes analog-to-digital and digital-to-analog conversion with the Analog Data Conversion System. The appendices contain a number of reference tables which supply information about device codes, character codes, and timing figures needed for I/O operations.

Before reading this manual, the programmer should have a basic understanding of the programming of DGC computers, as described in the Programmer's Reference Manual for the NOVA line Computers (DGC 015-000023) and, where appropriate, in the Programmer's Reference Manual for the ECLIPSE Computer (DGC 015-000024). A familiarity with the operation of the DGC assembler, as described in the Assembler Manual (DGC $093-000017$ ), is also recommended, as the programming examples are written in assembly language.

Additional information, of a more technical nature, may be found in the Interface Manual (DGC 015-000031), which describes the technical operation of the I/O bus and explains how to interface a nonstandard peripheral to any of the DGC computers.

As portions of this manual are updated, they are printed according to new typesetting specifications. This means some sections are presented in a different style than others. We ask our readers' indulgence for this unavoidable defect.

## CONTENTS

SECTION I I/O PROGRAMMING
1
OVERVIEW OF INPUT/OUTPUT
1 INTRODUCTION
1 TYPES OF INFORMATION
2 TYPES OF INFORMATION TRANSFER
2 PROGRAM INTERRUPT FACILITY
3 SUMMARY
5
5 INTRODUCTION
5
THE TYPICAL CONTROLLER7
INSTRUCTION FORMATINSTRUCTIONS
PROGRAM INTERRUPT FACILITY
INTRODUCTION
OPERATION
INSTRUCTIONS
PRIORITY INTERRUPTS
DATA CHANNEL FACILITY
INTRODUCTION
CONTROLLER STRUCTURE
TRANSFER SEQUENCE
DATA CHANNEL MAP SELECTION
PROGRAMMING
TIMING
INTRODUCTION
DIRECT PROGRAM CONTROL
DATA CHANNEL CONTROL
31
PROGRAM EXAMPLES313234
3747
SECTION II TERMINALS
1 INTRODUCTION TO TERMINALS
3 TELETYPES
3 INTRODUCTION4
HARD COPY
INTRODUCTION TO HARD COPY PERIPHERALS
INTRODUCTION
EXAMPLE ONE
EXAMPLE TWO
EXAMPLE THREE
EXAMPLE FOURINSTRUCTIONSPROGRAMMING
TIMING
ADDITIONAL NOTES
PROGRAMMING EXAMPLES
DGC DISPLAY 6012
INTRODUCTION
INSTRUCTIONS
CONTROL CHARACTERS
CONTROL KEYS
PROGAMMING
TIMING
ADDITIONAL NOTES
PAPER TAPE READER
INTRODUCTION
INSTRUCTIONS
PROGRAMMING
TIMING
ADDITIONAL NOTE
PROGRAMMING EXAMPLES

7 INTRODUCTION
PAPER TAPE PUNCH INSTRUCTIONS PROGRAMMING TIMING ADDITIONAL NOTES

CARD READERS
INTRODUCTION INSTRUCTIONS PROGRAMMING TIMING ERROR CONDITIONS

DASHER LP2 PRINTER
INTRODUCTION CODE RECEPTION PLOTTING

4034 SERIES PRINTERS
INTRODUCTION
INSTRUCTIONS
PROGRAMMING
CONTROL CHARACTERS
TIMING

INTRODUCTION
INSTRUCTIONS
HORIZONTAL TABBING
VERTICAL TABBING
INSTRUCTIONS PROGRAMMING EXAMPLES PROGRAMMING EXAMPLES
DOWN-LINE-LOADING A CHARACTER SET
SUMMARY OF ESCAPE SEQUENCES
INSTRUCTIONS FOR PROGRAMMED I/O CONTROLLER
INSTRUCTIONS FOR DATA CHANNEL LINE PRINTER CONTROLLER CONTROLLER PROGRAMMING
PROGRAMMING EXAMPLE
COMMERCIAL I/O SUBSYSTEM, MODELS 4215-19, 4244-45
PROGRAMMING OVERVIEW
PROGRAMMABLE INTERVAL TIMER

7 INTRODUCTION 7 INSTRUCTIONS

## INTRODUCTION

INSTRUCTIONS
PROGRAMMING
TIMING
ADDITIONAL NOTES
PROGRAMMING EXAMPLE

## MAGNETIC TAPES

PROGRAMMING
TIMING
ERROR CONDITIONS

INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
PROGRAMMING
TIMING
ERROR CONDITIONS

INTRODUCTION
INSTRUCTIONS
PROGRAMMING
TIMING
ERROR CONDITIONS

## INCREMENTAL PLOTTERS

INTRODUCTION TO MAGNETIC TAPES
TAPE TRANSPORT SUBSYSTEMS
DGC CASSETTE TAPE TRANSPORTS
SUMMARY OF SPECIFICATIONS
MAGNETIC TAPE TRANSPORTS, SERIES 4030, 4196, 6020
MAGNETIC TAPE TRANSPORTS, SERIES 6026
DGC CASSETTE SUBSYSTEM
SECTION V1INTRODUCTION TO DGC DISCS
DATA FORMATS ON DGC DISCS
2 ACCESSING
DGC DISC SUBSYSTEMS
SHARED DISC CONSIDERATIONSFIXED HEAD DISC SUBSYSTEM
INTRODUCTION
INSTRUCTIONS
PROGRAMMING
TIMING
DISC FORMAT
ERROR CONDITIONS
THE 4047A AND 4047B DISC CARTRIDGE SYSTEMS
INTRODUCTION
INSTRUCTIONS
PROGRAMMING
TIMING
ERROR CONDITIONS
THE 4048A DISC PACK SUBSYSTEM
INTRODUCTIONS
INSTRUCTIONS
PROGRAMMING
TIMINGERROR CONDITIONS
THE 4057A DISC PACK
INTRODUCTION
INSTRUCTIONS
PROGRAMMING
TIMING
ERROR CONDITIONS
THE 4231A DISC PACK SUBSYSTEM
INTRODUCTIONINSTRUCTIONS
PROGRAMMING
FORMAT
TIMINGERROR CONDITIONS
CARTRIDGE DG/DISC SUBSYSTEM MODELS 6045, 6050, 1
INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
PROGRAMMING
FORMATTING
TIMING
ERROR CONDITIONS
MULTIPLE DRIVES
DUAL PROCESSOR CONSIDERATIONS
6030 SERIES DG/DISKETTE SUBSYSTEM
INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
PROGRAMMING
FORMATTING
TIMING
ERROR CONDITIONS
MULTIPLE DRIVES
DUAL PROCESSOR CONSIDERATIONS
4234 SERIES 10MB CARTRIDGE DISC SUBSYSTEM
INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
PROGRAMMING
FORMATTING
TIMING
ERROR CONDITIONS
MULTIPLE DRIVES
6060 SERIES DG/DISC STORAGE SUBSYSTEM
INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
PROGRAMMING DETAILS
FORMATTING
TIMING
DETAILED COMMAND DESCRIPTIONS FAULT FLAGS
ERROR CONDITIONS
DATA ERROR CORRECTION
6063-6065 SERIES FIXED HEAD DISC SUBSYSTEM
INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
COMMAND QUEUE FORMAT
PROGRAMMING
STATUS CHECKING TIMING
ERROR CONDITIONS
DUAL PROCESSOR CONSIDERATIONS
DATA ERROR CORRECTION
6070 SERIES CARTRIDGE DG/DISC SUBSYSTEM
INTRODUCTION
CONTROLLER REGISTERS
INSTRUCTIONS
PROGRAMMING
FORMATTING
DIAGNOSTIC MODE TIMING
ERROR CONDITIONS
MULTIPLE DRIVES
DUAL PROCESSOR CONSIDERATIONS

## SECTION VI ANALOG/DIGITAL DIGITAL/ANALOG

INTRODUCTION TO DGC A/D AND D/A SUBSYSTEMS
ANALOG AND DIGITAL DATA
DATA ACCURACY
APPENDIX A APPENDIX B APPENDIX C
APPENDIX D NOVA LINE COMPUTERS INSTRUCTION EXECUTION TIM ECLIPSE COMPUTER INSTRUCTION EXECUTION TIMES
APPENDIX E

## SECTION I

## I/O PROGRAMMING

\author{

- OVERVIEW OF INPUT/OUTPUT <br> - I/O INSTRUCTION SET <br> PROGRAM INTERRUPT FACILITY <br> DATA CHANNEL FACILITY <br> TIMING <br> PROGRAMMING EXAMPLES
}


## OVERVIEW OF INPUT/OUTPUT

## INTRODUCTION

Input/output is the process of moving information in a computer system between the central processing unit (CPU) and peripherals such as card readers, line printers, terminals and disc units. Some peripherals, such as card readers, enter information into the system. Some, such as line printers, transfer information out of the system. Some, such as terminals, transfer information in both directions; and others, such as disc units, store information within the system. Peripherals, therefore, can serve two main purposes, they provide the computer with a means of communicating with its surroundings, and they supplement main memory with secondary storage.

A peripheral generally consists of two units, a device and a controller, but it may also include an adapter. The device, sometimes called a drive, a transport or a terminal, is the unit with which information is read, written, stored, or processed. For example, a terminal's keyboard "reads" information; a plotter "writes" information; a magnetic tape transport "stores" information; and an A/D converter "processes" information.

The controller is the interface between the computer and the device, interpreting commands from the computer to the device and passing information between them. For example, a moving-arm disc controller can translate the track address received from the computer into positional commands for the disc drives access mechanism. Once the access mechanism positions the read/write heads, the controller translates the data words it receives from the computer into the sequence of bits required by the disc drive.

The adapter is an additional unit required by some peripherals to complete the communications link
between the device and the controller. It performs functions which are similar to those performed in either the device, the controller, or both. Since the adapter cannot be accessed by the programmer, it is usually transparent.

The communications channel through which all information passes between the computer and the controllers is called the Input/Output (I/O) bus. The central portion of the I/O bus is a 16 -bit wide, bidirectional shared data bus. Since this bus is shared by all the controllers as well as by the CPU, it is, by necessity, a half-duplex bus; i.e., only one operation can occur at any time. The direction of all information transfers on the I/O bus is defined relative to the computer. "Output" always refers to moving information from the computer to a controller; "input" always refers to moving information from a controller to the computer.

## TYPES OF INFORMATION

The information transferred between a computer and a controller can be classified into three types: status, control, and data. Status information tells the computer about the state of the peripheral: is it busy?, is it ready?, is it operating properly? Control information is transferred by the computer to the controller to tell the peripheral what to do. Data is the information which originates from, or is sent to, the device during reading, writing, storing, or processing.

Irrespective of the type of information transferred, is the amount of information transferred. A single bit may be transferred; a collection of bits forming a byte (or character), 16 bits forming a word, or a group of words forming a block may be transferred.

## TYPES OF INFORMATION TRANSFER

Information can be transferred between the computer and a peripheral in one of two ways: under direct program control or under data channel control. An information transfer occurring under direct program control moves a word or part of a word between an accumulator in the CPU and a register in the controller. This type of transfer occurs when an appropriate I/O instruction is executed in the program. An information transfer under data channel control generally moves a block of data, one word at a time, between the computer's memory and the device, through a register in the controller. The block of data is transferred automatically via the data channel once the program, using I/O instructions, sets up the transfer for a particular peripheral.

## Direct Program Control

Direct program control of information transfers, also called "programmed I/O", is a way of transferring single words or parts of words to or from peripherals. Among the peripherals which transfer data in this way are terminals, paper tape readers and punches, card readers, line printers and plotters. Since the data moves through an accumulator, it is readily available to the program for manipulation or decision making. In the case of input, for example, the program can decide whether to read another word or character based on the value of the word or character just read.

However, because at least one instruction--and most likely several since the information must be stored in memory--must be executed for each character or word transferred, direct program control can be efficient only for peripherals which do not have to transfer large quantities of information quickly.

## Data Channel Control

Some peripherals, such as discs and magnetic tape transports, are used to transfer large blocks of data. In order to reduce the amount of program overhead required, these blocks are transferred under data channel control. The commands used to set up the data channel transfer are assembled in an accumulator and are transferred to the controller under direct program control. The block of data is then automatically transferred directly between memory and the controller via the data channel.

Once the data channel transfer for a block of data has been set up and initiated by the program, no further action by the program is required to complete the transfer. The program can proceed with other tasks while the block transfer is taking place. Each time the controller is ready to transfer a word from the block it requests direct access to memory. When access is granted, the word is transferred. Because several instructions do not have to be executed for each word transferred, block transfers can occur at high rates, in some cases at more than a million words per second.

Since the actual transfer of a word via the data channel could conflict with the program instructions being executed, the program pauses during the transfer of each word. This pause is transparent to the programmer with the exception that the time required for program execution is lengthened.

## PROGRAM INTERRUPT FACILITY

When transferring information under either direct program control or data channel control, the program must be able to determine when the transfer is complete, so that it can start a new transfer or proceed with a task that was dependent on the transfer just completed. Peripherals have status flags which can provide the program with this needed information. The I/O instruction set allows the program to check the status of these flags and perform decisions based on the results of the checks. However, these status checks are timeconsuming, so, to avoid the necessity of continually performing such tests, all DGC computers incorporate a program interrupt facility.

The program interrupt facility provides a peripheral with a convenient means of notifying the processor that it requires service by the program. This is accomplished by allowing the peripherals to interrupt normal program flow on a priority basis. When a peripheral completes an operation or encounters a situation requiring processor intervention, it can request a program interrupt of the processor. The processor honors such a request by interrupting the program in process, saving the address where the interruption occurred, and transferring control to the interrupt handling routine. The interrupt handling routine can identify which peripheral requires service and transfer control to the service routine for that peripheral. After servicing that peripheral, the routine can restore the system to the state it was in when the interrupt occurred.

For computer systems which require large amounts of I/O to many devices, a multi-level priority structure up to 16 levels deep can be established. This structure can be set up to provide rapid service to those devices which are crucial to the efficient operation of the computer system; the less critical devices are serviced in as efficient a manner as possible. The priority interrupt structure, like the rest of the program interrupt facility, is under direct control of the program.

## SUMMARY

The following sections of this Introduction to I/O Programming cover, in detail, the concepts introduced above. The instructions needed to perform a direct program controlled transfer are discussed in terms of their interaction with the controller and the CPU. The mechanics of the program interrupt facility together with methods used to arrange a priority structure are presented. Methods used in performing block transfers via the data channel are followed by a general discussion of the timing concepts which should be considered when designing an efficient system for handling I/O. Finally, examples are presented which illustrate the procedures discussed in this Introduction to I/O Programming.

## I/O INSTRUCTION SET

## INTRODUCTION

Information transfers between the computer and the various peripherals are governed by the program with eight instructions which constitute the I/O instruction set. These instructions allow the program to communicate with the peripherals' controllers and to control the program inter rupt facility. This manual covers only those I/O instructions used for these purposes; additional I/O instructions used for special processor functions and options are fully described in the Programmer's Reference Manuals for the ECLIPSE ${ }^{\text {TM }}$ and NOVA ${ }^{\circledR}$ line computers.

The effects of specific I/O instructions necessarily depend on the peripherals to which they are addressed. However, the general functions provided by the I/O instructions (loading and reading registers, issuing control signals, and testing flags) are the same for all peripherals; different peripherals merely use the available functions in different ways. In order to understand the general functions performed by the I/O instructions and how these functions are typically used by peripheral controllers, some knowledge of the architecture of a peripheral controller is required.

## THE TYPICAL CONTROLLER

From the point of view of the program, a peripheral controller operates as a collection of information registers, control registers, and status flags, with which communications are established. With these registers and flags, the program can route data between the computer and the device and monitor the operation of the device. Information registers act as temporary depositories for infor mation being transferred between the computer and the device. For an input operation, the device places information in a register in the controller and the computer then reads the register's contents. For an output operation, the computer
places information in a register in the controller and the device can access that information when necessary. Control registers are loaded by the program and are used to control the operation of the device. Status flags are set by the peripheral to reflect its current operating conditions. The program, through the use of $I / O$ instructions can examine these status flags and can alter some of them to change the operating state of the peripheral.

The distinction made here between registers and flags is generally one of information content. A flag contains a single bit of information, while a register is made up of a number of bits. Groups of contiguous bits in a register which convey a single "piece" of information are referred to as "fields". For example, in one of the magnetic tape controller's registers, bits 13-15 act together as a control field to select one of the eight possible tape transports in the subsystem.

The paragraphs below describe only the basic components of a typical controller. The additional structure required for a peripheral using the program interrupt facility or the data channel is discussed in the sections describing those facilities. What follows is meant only to typify the workings of a controller; controllers are tailored to the specific devices they control, so that not all fit the model given here.

## Information Registers

A controller usually contains one or more information registers. Using I/O instructions, the program can load data and control information into these registers from the processor's accumulators and can read data and status information into the accumulators from them. The three types of information considered here--data, control, and status--give rise to three basic types of information registers, which are desc ribed below.

## Data Registers

A data register (or data buffer) is used to store data in the controller as it passes between the device and the computer. This buffer is needed because the computer and the device usually operate at different speeds. Since the operation of nearly all peripherals involve the transfer of a word or part of a word of data between the computer and the device, nearly all peripherals controllers contain a data buffer. In the case of peripherals which transfer data under direct program control, the data buffer is directly accessible to the program. Data is transferred between the register in the controller and an accumulator in the central processor by an I/O instruction. In the case of a peripheral which transfers data under data channel control, the data is transferred directly between the register in the controller and memory. Data buffers in the controllers which use the data channel need not be--and usually are not-accessible to the program.

## Control Registers

Control registers allow the program to supply the controller with information necessary for the operation of the device, such as drive or transport numbers, data block sizes, and command specification. A unit of control information is called a "control parameter". Control parameters typically allow the program to select one of a number of peripheral units in a subsystem, the operation to be performed, and the initial values for flags and counters in the controller. The program specifies control parameters to the controller with an I/O instruction wherein the desired parameters are coded into the appropriate fields of the accumulator used in the transfer.

## Status Registers

Status registers are used to indicate to the program the detailed state of the peripheral. They consist primarily of status flags, but can also contain control parameters. The control parameters contained in status registers are commonly those which change during the operation of the peripheral, and are therefore of importance to the program which must check on the progress of the peripheral's operation. For example, a program transferring consecutive sectors of information on a disc in a single operation can read the current sector address and sector count during the operation in order to determine how far the operation is from completion. Status flags are set by the controller to indicate error conditions or to notify the computer of the basic state of the peripheral.

The classification of controller registers into the three types described above can only be a general one. A register may contain more than one type of information. The most common case of this occurrence is a register that serves as a control register when loaded by the program and as a status register when read by the program. The disc address/sector counter register mentioned in the preceding paragraph is an example of such a combined control and status register.

## Busy and Done Flags

The Busy and Done flags are the two fundamental flags in a controller and they serve a dual purpose. Together they denote the basic state of the peripheral and can be tested by the program to determine that state. In addition, the program can manipulate these flags in order to control the operation of the peripheral. To place the peripheral in operation, the program sets the Busy flag to 1 . The Busy flag remains in this state for the duration of the operation, indicating that the peripheral is in use and should not be disturbed by the program. When the peripheral completes its operation, the controller sets the Busy flag to 0 and the Done flag to 1 to indicate this fact. The setting of the Done flag to 1 can be used to trigger a program interrupt. Whether a program interrupt occurs depends on the state of the interrupt facility. However, no matter what state the interrupt facility is in, no interrupt can occur for that peripheral until its Done flag is set to 1 . Therefore, the setting to 1 of the Done flag is defined to "initiate a program interrupt request". At this point, the program can either start the next operation by setting the Done flag to 0 and the Busy flag to 1 , or it can idle (clear) the peripheral by setting both flags to 0 .

## Other Status Flags

For a relatively simple peripheral, the Busy and Done flags alone may furnish enough status information to allow the program to service the peripheral adequately. However, a more complex peripheral will generally require additional status flags to specify its internal operating conditions more completely to the program. The difference between these additional status flags and the Busy and Done flags lies in the way the program tests them. The program can test the Busy and Done flags directly with a single I/O instruction, but checking any other status flag requires that its value first be read into an accumulator from the status register. Each status flag is assigned by the controller to one of the 16 available bit positions in the status register. The program may the perform any test it requires on the status word after it is read.

## Error Flags

Status flags which indicate errors or malfunctions in the operation of a peripheral are termed "error flags". Two types of error flags can be charac terized, according to their effect on the operation of the peripheral when they are set. The first, or passive, type is merely set by the controller in the course of the operation when the associated error occurs. No immediate indication of this type of error is given to the program, and the operation is allowed to continue to completion. The second, or active, type of error flag is set by the controller when the program attempts to start an operation which is not allowed. In this case, the operation never begins and the Done flag is set to 1 immediately to notify the program. This type of error flag is used to prevent a severe and probably irrecoverable error from occurring. In either case, the program must respond, error or not, when it notices that a peripheral is "done". It need only check the appropriate error flag or flags before assuming that the operation it initiated was satisfactorily completed.

For example, among its many status flags, the controller for magnetic tape transports contains error flags to indicate parity errors and illegal operations. During a read operation, when a character is read with incorrect parity, the Parity Error flag is set to 1 . No immediate notification of the error is given to the program and the read operation is allowed to finish. The parity error can be detected at the completion of the operation, when the program should check for errors. At this time appropriate action can be taken, such as trying to read the misread section of tape again or printing an error message on the console terminal. The Illegal flag, on the other hand, which is set when an illegal operation is attempted, prevents the operation from starting. The controller immediately sets both the Done and Illegal flags to 1 to notify the program. Illegal operations for a magnetic tape transport include writing on a tape that is write-protected and spacing backwards when the tape is at the beginning of tape marker.

## INSTRUCTION FORMAT

The general format of the I/O instructions is shown below.


Bits 0-2 are 011 and identify this as an I/O instruction, bits $3-4$ specify an accumulator, bits 5-7 contain the operation code, bits $8-9$ specify a flag control function or test condition, and bits 10-15 specify the code of the device.

## Device Code Field

Bits $10-15$ in an I/O instruction select the peripheral that is to respond to the instruction. The instruction format thus allows for 64 device codes, numbered $0-778$. In all computers, device code 0 is not assigned to any peripheral, and device code $77_{8}$ is used to implement a number of specific processor functions, such as reading the console switches and controlling the program interrupt facility. Depending on the computer, a number of other specific device codes are reserved for processor options or features. The remaining device codes are available for referencing peripherals. Many of these codes have been assigned by Data General Corporation to standard peripherals, and the assembler recognizes convenient mnemonics for these codes. The list of the standard device code assignments and their associated mnemonics is given in Appendix A.

## Flag Control Field

The Busy and Done flags are either manipulated or tested by the control functions or test conditions specified in bits 8 and 9 of the I/O instructions. In those instructions which allow flag manipulation, bits 8 and 9 are referred to as the $F$ field. The flag control commands available, along with the associated mnemonics and bit configurations and the functions typically performed, are as follows:

| F field | Command | Mnemonic | Control Function |
| :---: | :---: | :---: | :--- |
| 00 | (none) | (omitted) | None <br> 01 Start |
| S | Start the periph- <br> eral by setting the <br> Busy flag to 1 and <br> the Done flag to 0. |  |  |
| 11 | Pulse | P | Clear (idle) the <br> peripheral by set- <br> ting both the Busy <br> and Done flags to <br> 0. |
| Pulse the control- <br> ler to achieve a <br> special effect. <br> The effect, if any, <br> depends on the <br> peripheral. |  |  |  |

In the I/O instruction which allows flag testing, bits 8 and 9 are referred to as the T field. The bit configurations, mnemonics, and test conditions they select are as follows:

| T field | Mnemonic | Next instruction is skipped if: |
| :---: | :---: | :---: |
| 00 | BN | Busy flag is 1 (Non-zero) |
| 01 | BZ | Busy flag is 0 (Zero) |
| 10 | DN | Done flag is 1 (Non-zero) |
| 11 | DZ | Done flag is 0 (Zero) |

Two important features of the I/O instruction set result from the nature of the flag control field. First, because the flag control field is separate from the operation code field, a single $I / O$ instruction can both transfer information between the controller and the computer and simultaneously control the operation of the peripheral. Secondly, the use of the flag control field as a T field allows the direct testing of a controller's Busy or Done flag in a single instruction, so that quick decisions based on the basic state of the peripheral can be made by the program.

## Operation Code Field

The 3-bit operation code field selects one of the eight I/O instructions. In two of these instructions, no information transfer is specified; instead, bits 8 and 9 may specify either a control function or a flag test condition as described above. The remaining six instructions involve an information transfer between the computer and the designated peripheral controller and may also specify a control function to be performed after the information transfer has been completed. The program can, therefore, access up to six registers in any one controller. Up to three of these six registers are output registers which can be loaded by the program with either data or control information. The other three are input registers, from which the program can read either data or status information. It is entirely possible and, in fact, quite common for two different I/O instructions, one input and one output, to reference the same register in a controller. However, this is not in any way required by the nature of the I/O instruction set; potentially six different registers in a controller may be accessible to the program.

In order to give names and mnemonics to the I/O instructions in their general form, the registers in a peripheral controller which are accessible to the program are referred to with letter designations. The three input registers are called the "A input buffer", the "B input buffer", and the "C input buffer". Similarly, the three output registers are
called the "A output buffer", the "B output buffer", and the "C output buffer". Thus, for example, to read data from a peripheral controller's A input buffer, a DATA IN A instruction, with mnemonic DIA, is issued to that peripheral.

The eight operation codes, their associated mnemonics, and the instructions specified are as follows:

| Operation Code field | Mnemonic | Instruction |
| :---: | :---: | :---: |
| 000 | NIO | No Input or Output but perform $\overline{\text { the }}$ flag control function specified. |
| 001 | DIA | Read Data Into the computer from the A input buffer. |
| 010 | DOA | Write Data Out from the computer to the $A$ output buffer. |
| 011 | DIB | Read Data Into the computer from the $B$ input buffer. |
| 100 | DOB | Write Data Out from the computer to the B output buffer. |
| 101 | DIC | Read Data Into the computer from the $\underline{C}$ input buffer. |
| 110 | DOC | Write Data Out from the computer to the $\underline{C}$ output buffer. |
| 111 | SKP | SKiP the next in$\overline{\text { struction }}$ if the test selected for the Busy or Done flag is true. |

## Accumulator Field

Bits 3 and 4 in an I/O instruction select one of the central processor's four accumulators: AC0, AC1, AC 2 , or AC 3 . In those instructions which involve an information transfer between the processor and a peripheral controller, the specified accumulator either furnishes the information for an output transfer or receives the information in an input transfer. In the two I/O instructions which do not involve an information transfer, the accumulator field is ignored. The assembler sets bits 3 and 4 in these instructions to 0 ; however, any bit combination will do, and no accumulator will ever be affected by these two instructions.

## INSTRUCTIONS

A number of abbreviations and symbols are used in this manual to aid in defining how an instruction may be coded in assembly language. Abbreviations used are as follows:*

AC or ac accumulator
Forf flag control command
$T$ or $t \quad$ flag test command
device device code or mnemonic

The following symbols are not coded, rather they perform these functions:
$<>\quad$ Indicates an optional operand. The operand enclosed in the brackets (e.g., $<\underline{\underline{f}}>$ ) may be coded or not, depending on whether the associated option is desired.
$=\quad$ Indicates a specific substitution is required. Substitute the desired number, letter or letters, or symbol from the class, as defined by the abbreviation for which the substitution is being made. For example, "ac" indicates that an accumulator specifier is required. To select AC2, code either a " 2 " or a symbol whose value is 2 .

When describing the format of a word involved in an information transfer between the computer and a controller, the various fields and bits in the word are labeled with names descriptive of their functions. Bits in the word which are not used by the controller are shaded. Shaded bits are ignored on output and set to 0 on input.

## NO I/O TRANSFER

$\mathrm{NIO}<\underline{\underline{f}}>$ device


The Busy and Done flags in the controller of the specified device are set according to the function specified by F. When the assembler encounters the mnemonic NIO, it sets the AC field bits to 0 . However, these bits are ignored and may have any value. The contents of all the accumulators are unchanged.

* New coding aids have been incorporated in some updated portions of this manual. Where the newer aids are used, the text specifically refers the reader to Appendix E, where they are described.
$\operatorname{SKP}<\underline{\underline{\mathrm{t}}}>$ device


Skip the next sequential instruction if the test condition specified by $T$ is true for the specified controller. When the assembler encounters the mnemonic SKP $<\mathrm{t}>$, it sets the AC field bits to 0 . However, these bits are ignored and may have any value. The contents of all the accumulators and the Busy and Done flags for the specified device remain unchanged.

DATA IN A
DIA $<\underline{\underline{f}}>\quad$ ac,$~ \underline{\underline{d e v i c e}}$


The contents of the A input buffer in the specified controller are placed in the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The number of information bits transferred depends on the size of the buffer and the mode of operation of the peripheral. Bits in the specified AC that do not receive information are set to 0 .

## DATA OUT A

$\mathrm{DOA}<\mathrm{f}>\quad$ ac, device


The contents of the specified AC are placed into the A output buffer in the specified controller. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The number of information bits loaded into the buffer depends on the size of the buffer and the mode of operation of the peripheral. Any unused bits are ignored by the controller. The contents of the specified $A C$ remain unchanged.

## DATA IN B

$\mathrm{DIB}<\mathrm{f}>$ ac, device


The contents of the B input buffer in the specified controller are placed in the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The number of information bits transferred depends on the size of the buffer and the mode of operation of the peripheral. Bits in the AC that do not receive information are set to 0 。

## DATA OUT B

$\mathrm{DOB}<\underline{\underline{f}}>$ ac, device


The contents of the specified AC are placed in the $B$ output buffer in the specified controller. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The number of information bits loaded into the buffer depends on the size of the buffer and the mode of operation of the peripheral. Any unused bits are ignored by the controller. The contents of the specified AC remain unchanged.

## DATA IN C

$\mathrm{DIC}<\underline{\underline{f}}>\quad$ ac, device


The contents of the $C$ input buffer in the specified controller are placed in the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The number of information bits transferred depends on the size of the buffer and the mode of operation of the peripheral. Bits in the AC that do not receive information are set to 0 .

DATA OUT C
$\mathrm{DOC}<\underset{\underline{\mathrm{f}}}{ }>$ ac, device


The contents of the specified AC are placed in the $C$ output buffer of the specified controller. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The number of information bits loaded into the buffer depends on the size of the buffer and the mode of operation of the peripheral. Any unused bits are ignored by the controller. The contents of the specified AC remain unchanged.

The single letter mnemonic for the desired control command is appended to the basic mnemonic. An NIO instruction alone with any device code is a "no-op" (that is, it has no effect). To place the high speed paper tape reader in operation, an NIOS 12, or, using the reader's mnemonic, an NIOS PTR instruction could be executed. Both of these instructions assemble as $060112_{8}$ ( 0110000001001010 ) and cause the reader to rea one character from the tape into the controller's data buffer.

To determine when the character is in the buffer without using the program interrupt we can wait for either the Busy flag to be set to 0 or the Done flag to be set to 1 . For example, giving

| SKPDN | PTR |
| :--- | :--- |
| JMP | .-1 |

keeps the processor from proceeding until the reader controller has set the Done flag to 1.

Once the character has been loaded into the data buffer, the Done flag is set to 1 and the processor will continue. The character can be read into the right half of AC 2 by giving

$$
\text { DIA } \quad 2, \mathrm{PTR}
$$

If another character is to be read the transfer can be made with a

## DIAS 2, PTR

which brings the character into AC2, sets the Done flag to 0 , the Busy flag to 1 , and causes the reader to read the next character. If the data buffer contains the final character to be read from tape, giving

$$
\text { DIAC } \quad 2, \mathrm{PTR}
$$

retrieves the character and sets both the Busy and Done flags to 0 , thus idling the reader.

In the remainder of this manual the discussion of each peripheral treats only the control functions and the applicable I/O transfer instructions. The skips apply to all and are the same in all cases. Giving a data-in instruction that does not apply to a peripheral (either because the peripheral is output-only or does not have the buffer specified) sets all bits of the addressed accumulator to 0 but the specified flag control function is carried out. Similarly, a data-out instruction that does not apply is a no-op except for the specified control functions. When the device code is undefined or the addressed peripheral is not in the system, any data-out or NIO instruction, a SKPBN, or a SKPDN is a no-op; a SKPBZ or SKPDZ is an unconditional skip (equivalent to a JMP . +2 ); and any data-in instruction simply sets all bits of the specified AC to 0 .

# PROGRAM INTERRUPT FACILITY 

## INTRODUCTION

When a peripheral completes an operation, the controller sets its Done flag to 1 to indicate that program service is required. The program can test the state of the Done flag repeatedly with I/O SKIP instructions to determine when this occurs. However, continual interrogation of the Done flag by the program is generally wasteful of computing time, especially when flag checks need to be done frequently in order to ensure that service is not delayed so long that the peripheral loses data. The program interrupt facility provides a peripheral with a convenient means of notifying the processor that service is required.

All peripherals which use the program interrupt facility have access to a single direct line to the processor, called the Interrupt Request Line, along which their requests for service are communicated. An interrupt request can be generated by a peripheral when the peripheral's Done flag is set to 1. The processor can respond to, or "honor", an interrupt request by interrupting the normal flow of program execution and transferring control to an interrupt handling routine. The programmer can control which peripherals may request interrupts and when the processor may start an interrupt, by manipulating a number of flags which are distributed among the processor and the peripherals.

The operation of the program interrupt facility, as controlled by these flags, is described below. Following portions of this section detail the instructions used to control the program interrupt facility, describe the implementation of a priority interrupt scheme, offer further suggestions for programming an interrupt handler, and explain the operation of the vector instruction, which allows the ECLIPSE computer to automatically perform much of its interrupt processing.

OPERATION

## Control Flags

The operation of the program interrupt facility is governed by the Interrupt On (ION) flag in the central processor and by the Done and Interrupt Disable flags in each peripheral which uses the facility. By manipulating these flags, the program can choose to disregard interrupt requests altogether, or it can selectively ignore certain peripherals.

## Interrupt On Flag

The major control flag for the program interrupt facility is the Interrupt On flag in the central processor. To enable the interrupt facility the program sets ION to 1, allowing the processor to respond to interrupt requests transmitted to it along the Interrupt Request Line. Setting ION to 0 disables the entire inter rupt facility, causing the processor to ignore all interrupt requests.

The Interrupt On flag is manipulated by the program exactly like a Busy flag for the central processor. A Start command in any I/O instruction directed to the CPU (device code 778 ) sets ION to 1 , a Clear command in such an instruction sets ION to 0 . (ION is also set to 0 at power -up and when the RESET console switch is pressed.)

## Interrupt Disable Flags

The controller for each peripheral which uses the program interrupt facility contains an Interrupt Disable flag which allows the program to disable interrupts from that peripheral. When a peripheral's Interrupt Disable flag is set to 1 , the peripheral is prevented from making an interrupt request.

The Interrupt Disable flags of all peripherals are manipulated at once with a single I/O instruction. This instruction, MASK OUT (MSKO), sets up the Interrupt Disable flags of all peripherals connected to the program interrupt facility according to a mask contained in the accumulator specified by the instruction. Each peripheral is assigned by its hardware to a bit position in the mask. (Mask bit assignments for standard peripherals are given in Appendix A.) When a MASK OUT instruction is given, each peripheral's Interrupt Disable flag is set to the value of the assigned bit of the mask. Also, at power -up and when the RESET console switch is pressed, all Interrupt Disable flags are set to 0 .

## Interrupt Requests

Interrupt requests by a peripheral are governed by its Done and Interrupt Disable flags. When a peripheral completes an operation, it sets its Done flag to 1 , and this action initiates a program interrupt request. If its Interrupt Disable flag is 0 , the request is communicated to the CPU. If the Inter rupt Disable flag is 1 , the request is not communicated to the CPU; it is blocked until the Inter rupt Disable flag is set back to 0 。 If the ION flag is 1, the processor has to honor the interrupt request as soon as it is able.

The processor is able to inter rupt the sequential flow of program instructions if all of the following conditions hold:

1. The processor has just completed an instruction or a data channel transfer occurring between two instructions.
2. At least one peripheral is requesting an interrupt.
3. Interrupts are enabled; that is, ION is 1.
4. No peripheral is waiting for a data channel transfer; that is, there are no outstanding data channel requests. The data channel has priority over program interrupts.

When the processor finishes an instruction it takes care of all data channel requests before it starts an inter rupt; this includes any additional data channel requests that are initiated while data channel transfers are being made. When no more peripherals are waiting for data channel transfers, the processor starts an interrupt if ION is 1 and at least one peripheral is requesting an interrupt.

## Processor Response

The processor starts an interrupt by automatically executing the following sequence:

1. It sets ION to 0 so that no further interrupts may be started.
2. It stores the contents of the program counter (which point to the next instruction in the inter rupted program) in location 0 , so that a return to the interrupted program can be made after the inter rupt service routine has finished.
3. It simulates a JMP@1 instruction to transfer control to the interrupt service routine. Location 1 should contain the address of the routine or the first part of an indirect address chain that points to the routine.

## Servicing An Interrupt

The interrupt service routine (or handler) should save the state of the processor, identify which peripheral requires service, and service the peripheral.

Saving the state of the processor involves saving the contents of any accumulators that will be used in the inter rupt service routine and saving the carry bit if it will be used. The state of the processor must be saved so that it may be restored before the interrupted program is allowed to resume.

## Peripheral Identification

There are three ways in which the interrupt handler can identify which peripheral requires service.

1. On the NOVA and ECLIPSE lines of computers, the interrupt handler can execute a polling routine. This routine is merely a sequence of $I / O$ SKIP instructions which test the states of the Done flags of all peripherals in use. With this method peripheral priorities are determined by the order in which the tests are performed. Note that the polling technique disregards the state of the Interrupt Disable flags. Peripherals which are masked out will be recognized if their Done flags are 1, even though these peripherals could not have caused the interrupt.
2. On the NOVA and ECLIPSE lines of computers, the interrupt handler can issue an INTERRUPT ACKNOWLEDGE instruction (INTA). This instruction reads the device code of the first peripheral on the $I / O$ bus that is requesting an interrupt, into a specified accumulator. Note that with this method the Interrupt Disable flags are significant. Peripherals which are masked out cannot request an interrupt and, therefore, cannot respond to the INTERRUPT ACKNOWLEDGE instruction.
3. On the ECLIPSE line of computers the interrupt handler can issue a VECTOR instruction (VCT). This instruction determines which peripheral requires service in exactly the same way as the INTERRUPT ACKNOWLEDGE instruction. However, the device code obtained is not placed in an accumulator but is used as an index into a table of addresses. Besides vectoring automatically to the correct peripheral service routine, the VECTOR instruction can optionally switch stack contexts, save the state of the processor, and establish a new priority level. Because the VECTOR instruction is available only on the ECLIPSE computer, and because its operation is relatively complex, it is described later in a section of its own.

## Peripheral Service Routine

After determining which peripheral requires service, the interrupt handler generally transfers control to a peripheral service routine. This routine performs the information transfer to or from that peripheral (if required) and either starts the peripheral on a new operation or idles the peripheral if no more operations are to be performed at this time.

## Dismissing An Interrupt

When all service for the peripheral has been completed, either the peripheral service routine or the main interrupt handler should perform the following sequence to dismiss the interrupt.

1. Set the peripheral's Done flag to 0 to dismiss the interrupt request which was just honored. If this is not done, the undismissed interrupt request will cause another interrupt--this time incorrectly--as soon as the interrupt handler finishes and attempts to return control to the interrupted program.
2. Restore the pre-interrupt states of the accumulators and the carry bit.
3. Set the Interrupt On flag to 1 to enable interrupts again.
4. Jump back to the interrupted program. (Usually a JMP@0 instruction is given.)

The instruction that enables interrupts (usually INTEN) sets the Interrupt On flag to 1 , but the processor does not recognize that the state of the ION flag has changed to 1 until the next instruction begins. Thus, after the instruction that turns interrupts back on, the processor always executes one more instruction (assumed to be the return to the interrupted program) before another interrupt can start. The program must give this final return instruction immediately after enabling interrupts in order to ensure that no waiting interrupt can overwrite the contents of location 0 before they are used to return control to the interrupted program.

The following diagram shows how normal program flow is altered during a program interrupt. The interrupt handler is shaded to indicate that this block of instructions is not interruptable since the processor sets the ION flag to 0 to disable further interrupts when the interrupt occurred. Interrupts are not enabled again until the interrupt handler executes its INTERRUPT ENABLE instruction just prior to returning control to the interrupted program.


## INSTRUCTIONS

The instructions which control the program interrupt facility use special device code $77_{8}$ (mnemonic CPU). When this device code is used, bits 8 and 9 of the skip instructions test the state of the Interrupt On flag; in the other instructions these bits turn interrupts on or off by setting ION to 1 (Start command) or 0 (Clear command).

## INTERRUPT ENABLE

## INTEN

NIOS CPU

| 0 | 1 | 1 | AC | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Set the Interrupt On flag to 1 to allow the processor to respond to interrupt requests. If the Interrupt On flag actually changes state (from 0 to 1 ), the processor will execute one more instruction before it can start an inter rupt. On the ECLIPSE computer, the processor will execute one more instruction before starting an inter rupt even if the Inter rupt On flag was already 1. However, if that instruction is one of those that is interruptable, then an inter rupt can occur as soon as the instruction begins to execute. The assembler recognizes the mnemonic INTEN as equivalent to NIOS CPU.

## INTERRUPT DISABLE

INTDS
NIOC CPU


Set the Inter rupt On flag to 0 to prevent the processor from responding to inter rupt requests. The assembler recognizes the mnemonic INTDS as equivalent to NIOC CPU.

## SKIP IF INTERRUPTS ENABLED

SKPBN CPU


Skip the next sequential instruction if the Interrupt On flag is 1.

## SKIP IF INTERRUPTS DISABLED

SKPBZ CPU

| 0 | 1 | 1 | $A C$ |  |  |  |  | 0 |  |  |  |  |  | 1 | 1 |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 |  | 5 | 6 | 7 | 8 | 9 |  | 10 | 11 | 12 |  |  |  | 15 |

Skip the next sequential instruction if the Interrupt On flag is 0 .

## MASK OUT

MSKO $\underline{\underline{a c}}$
$\mathrm{DOB}<\underline{\mathrm{f}}>\mathrm{ac}, \mathrm{CPU}$


Set the Interrupt Disable flags in all peripherals according to the mask contained in the specified AC. (A 1 in a mask bit sets the flags in all peripherals assigned to that bit to 1 , a 0 sets them to 0 .) After the Interrupt Disable flags are set, the Interrupt On flag is set according to the function specified by $F$. The contents of the specified AC remain unchanged. Mask bit assignments for standard peripherals are given in Appendix A. The assembler recognizes the instruction MSKO ac as equivalent to DOB $\underline{\underline{a c}}, C P U$.

## INTERRUPT ACKNOWLEDGE

INTA $\underline{\underline{a c}}$
$\mathrm{DIB}<\underline{\underline{\mathrm{f}}}>\quad \underline{\underline{a c}}, \mathrm{CPU}$


The device code of that peripheral requesting an interrupt which is closest to the processor along the I/O bus is placed in bits $10-15$ of the specified AC. Bits 0-9 are set to 0 . After the data transfer, the Interrupt On flag is set according to the function specified by $F$. If no peripheral is requesting an interrupt, the specified $A C$ is set to 0 . The assembler recognizes the instruction INTA $\underline{\underline{a c}}$ as equivalent to DIB $\underline{\underline{a c}, ~ C P U . ~}$

## PRIORITY INTERRUPTS

## IORST

$\mathrm{DIC}<\underline{\underline{\mathbf{f}}}>\quad$ ac, CPU

| 0 | 1 | 1 | $A C$ | 1 | 0 | 1 | $F$ | 1 | 1 | 1 | 1 | 1 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Reset all peripherals connected to the I/O bus: set their Busy, Done, and Interrupt Disable flags to 0 and, depending on the peripheral, perform any other required initialization. After the peripherals' flags are altered, the Interrupt On flag is set according to the function specified by $F$. The assembler recognizes the mnemonic IORST as equivalent to DICC $0, C P U$--that is, as the instruction defined here with F set to 10 .

If the mnemonic DIC is used to perform this function, an accumulator must be coded to avoid assembly errors. Regardless of how the instruction is coded, during execution the AC field is ignored and the contents of the specified AC remain unchanged. At power-up and when the RESET console switch is pressed, the processor performs the equivalent of an IORST instruction.

The assembler recognizes a number of convenient mnemonics for instructions that control the program inter rupt.

| Mnemonic | Instruction | Mnemonic Equivalent | Octal Equivalent |
| :---: | :---: | :---: | :---: |
| INTEN | INTERRUPT ENABLE | NIOS CPU | 060177 |
| INTDS | INTERRUPT DISABLE | NIOC CPU | 060277 |
| MSKO ac | MASK OUT | DOB ac, CPU | 062077 |
| INTA | INTERRUPT ACKNOWLEDGE | DIB ${ }_{\text {ac }}^{\text {a }}$, CPU | 061477 |
| IORST | I/O RESET | DICC ${ }^{0} 0, \mathrm{CPU}$ | 062677 |

To set up the Interrupt Disable flags according to the mask contained in $A C 2$, give

$$
\begin{array}{ll}
\text { MSKO } & 2 \\
\text { or } \\
\text { DOB } & 2, \mathrm{CPU}
\end{array}
$$

However, there is one important difference between these special mnemonics and the standard ones: mnemonics for enabling and disabling interrupts cannot be appended to them. Thus, to set the Interrupt On flag to 0 while performing a MASK OUT instruction using AC2 give

$$
\mathrm{DOBC} 2, \mathrm{CPU}
$$

Note that use of the mnemonic IORST sets the Interrupt On flag to 0 . To set the flag to 1 while resetting the peripherals give

$$
\text { DICS } \quad 0, \mathrm{CPU}
$$

If the Interrupt On flag remains 0 throughout the inter rupt service routine, the routine cannot be interrupted, and there is only one level of peripheral priority. All peripherals that have not been disabled by the program are, for the most part, equally able to request interrupts and receive inter rupt service. Only when two or more peripherals are requesting an interrupt at exactly the same time is a priority distinction made. When this happens, priority is determined either by the order in which I/O SKIP instructions are given or, if the INTERRUPT ACKNOWLEDGE or VECTOR instruction is used, by the order of peripherals along the I/O bus. In a system with peripherals of widely differing speeds and/or service requirements, a more extensive priority structure may be required. The program inter rupt facility hardware and instructions allow the program to implement up to 16 interrupt priority levels.

For example, suppose that a card reader and a Teletype ${ }^{\circledR}$ are being operated at the same time. While a card is being read, an interrupt is requested as each new column of data is available, and the program must read this data within 430 mic roseconds, typically, before it is overwritten in the Data Buffer by the data from the next column. If the Teletype service routine takes 300 mic roseconds, card reader service will never be delayed longer than this, and a single-level program interrupt scheme will suffice. However, this interrupt scheme will not work if the Teletype service routine takes 600 mic roseconds, since a card reader interrupt request initiated soon after Teletype service is begun will not be honored in time, and a column of data will be lost. In order to avoid losing data, the program interrupt scheme used must allow the card reader to interrupt the lengthy Teletype service routine. This involves creating a two-level priority structure and assigning the card reader to the higher priority level.

In general, a multiple-level priority interrupt scheme is used to allow higher-priority peripherals to interrupt the service routines of lower-priority peripherals. A hierarchy of priority levels can be established through program manipulation of the Interrupt Disable flags of all peripherals in the system. When the interrupt request from a peripheral of a certain priority is honored, the interrupt handler sets up the new priority level by establishing new values for all peripherals' Interrupt Disable flags according to an appropriate "Interrupt Priority Mask' used with the MASK OUT instruction. Peripherals whose Interrupt Disable flags are set to 1 by the corresponding bit of this priority mask are "masked out", or disabled, and are thereby regarded as being of lower priority than the peripheral being serviced. Peripherals which are not masked out assume a higher priority than the

Teletype ${ }^{\circledR}$ is a registered trademark of Teletype Corporation, Skokie, Illinois. All references to teletypes in this manual shall apply to this mark.
peripheral being serviced. Before proceeding with the peripheral service routine, the Interrupt On flag is set to 1 so that the higher-priority peripherals may interrupt the current service routine.

## Interrupt Priority Mask

The bit of the priority mask that governs the Interrupt Disable flag for a given peripheral is assigned to that peripheral by the hardware and cannot be changed by the program. Although lower-speed devices are generally assigned to higher-numbered mask bits, no implicit priority ordering is intended. The manner in which these priority levels are ordered is completely up to the programmer. By means of the priority mask the program can establish any desired priority structure, with one limitation: in the cases in which two or more peripherals are assigned to the same bit of the priority mask, these peripherals are constrained to be at the same priority level. When a peripheral causes an interrupt, a decision must be made whether to place all other peripherals which share the same mask bit with the interrupting peripheral at a higher or lower priority level. If a decision is made to mask out all peripherals which share that priority mask bit, the inter rupting peripheral is also masked out.

## Priority Interrupt Handler

A priority interrupt handler differs from a singlelevel interrupt handler in several ways. The handler must be "re-entrant". This means that if a peripheral service routine is interrupted by another, higher priority peripheral, no information required by the handler to restore the state of the machine, is lost. The two items of information which should be saved, in addition to those saved by a single-level interrupt handler, are the return address (the contents of location 0 ) and the current priority mask. This information must be stored in different locations each time the interrupt handler is entered at a higher level. Doing this ensures that the necessary return information belonging to an earlier interrupt is not overwritten by a higher level interrupt. A common method of storing return information for a re-entrant interrupt handler is through the use of push-down stacks.

The interrupt handler (including the peripheral service routines) for a multi-level priority scheme should perform the following tasks:

1. Save the state of the processor, that is, the contents of the accumulators, the carry bit, location 0 , and the current priority mask.
2 . Identify the peripheral that requested the interrupt.
2. Transfer control to the service routine for that peripheral.
3. Establish the new priority mask with a MASK OUT instruction for that peripheral's service routine and store it in memory at the location reserved for the current priority mask for that level of interrupt.
4. Enable interrupts. Now, any peripheral not masked out can interrupt this service routine.
5. Service the peripheral that requested the interrupt.
6. Disable interrupts in preparation for dismis sal of this interrupt level, so that no interrupts will occur during the transition to the next lower level.
7. Restore the state of the processor, including the former contents of the accumulators and the carry bit and reinstitute the pre-interrupt priority mask with a MASK OUT instruction.
8. Enable interrupts.
9. Transfer control to the return address which was saved from location 0 .

The diagram below is a simplified representation of program flow in a priority interrupt environment. Shaded areas indicate non-interruptable sections of instructions. Additional higherpriority interrupts could increase the depth of interrupts still further.


## The Vector Instruction

The ECLIPSE line of computers incorporates an instruction which greatly reduces the burden of programming a priority interrupt system. Since this instruction is available only on the ECLIPSE line of computers, it is described separately below. In effect, the VECTOR instruction (VCT) can be used to perform the first five tasks listed above for the multi-level priority interrupt handler.

## VECTOR ON INTERRUPTING DEVICE CODE

VCT < @ > displacement


This instruction provides a fast and efficient method for transferring control from the main I/O interrupt handler to the correct interrupt service routine for the inter rupting device. Bit 0 of the second word of the instruction is the "stack change bit" and bits $1-15$ contain the address of a 64 -word vector table. Vector table entries are one word in length and consist of a "direct" bit in bit 0 followed by an address in bits 1-15.

An INTERRUPT ACKNOWLEDGE instruction is performed. The device code returned is added to the address of the vector table and the vector table entry at that address is fetched. If the direct bit in the fetched vector table entry is 0 , the address in bits $1-15$ is taken to be the address of the device handler routine for the interrupting device and control is immediately transferred there by placing the address in the program counter.

If the direct bit is 1 , the address in bits $1-15$ of the vector table entry is taken to be the address of the device control table (DCT) for the interrupting
device. At this point, the stack change bit is examined. If the stack change bit is 0 , no stack change is performed. If the stack change bit is 1 , a new stack is created by placing the contents of memory location 6 in the stack limit, and the contents of memory location 7 in the stack fault. The previous contents of memory locations $408-43_{8}$ are then pushed onto this new stack.

Device control tables must consist of at least two words. The first word of a DCT consists of a "push bit" in bit 0 followed by the address of the device handler routine for the interrupting device in bits 1-15. The second word of a DCT contains a mask that will be used to construct the new interrupt priority mask. Succeeding words in a DCT may contain information that is to be used by the device inter rupt handler.

After the stack change procedure is performed, the first word of the DCT is fetched and inspected. If the push bit is 1 , a standard return block is pushed onto the stack with bits $1-15$ of physical location 0 placed in bits 1-15 of the last word pushed. If the push bit is 0 , no return block is pushed.

Following this procedure, the address of the DCT is placed in bits $1-15$ of AC 2 and bit 0 of AC 2 is set to 0.

Next, the current interrupt priority mask is pushed on the stack. The contents of the second word of DCT are logically OR'd with the current interrupt priority mask and the result is placed in both AC0 and memory location 5 . This constructs the new interrupt priority mask and places it in AC 0 and the save location for the mask. A DOBS 0, CPU instruction is now performed. This is a MASK OUT instruction that also enables the interrupt system.

After a new interrupt priority mask is established and the interrupt system enabled, control is transferred to the device handler by placing bits 1-15 of the first word of the DCT in the program counter.


## Use of the Vector Instruction

The VECTOR ON INTERRUPTING DEVICE CODE instruction is an extremely powerful instruction. Because of the impact of interrupt latency on over all system performance, and the impact of the VECTOR instruction on interrupt latency, this in struction should be well understood before it is used。

The VECTOR instruction can operate in any one of five modes. These modes are called mode A, mode B , mode C , mode D , and mode E . In general, as one goes through the modes, from A to $E$, the instruction performs more work, giving the user more power, but also takes more time to execute.

For all modes, the VECTOR instruction uses bits 1-15 of the second word to address the vector table. An INTERRUPT ACKNOWLEDGE instruction is performed and the device code received is added to the address of the vector table and the word at that location is fetched. At this point, the mode selection process begins.

Which mode is used for execution is a function of the direct bit in the vector table entry, the stack change bit in the second word of the VECTOR instruction and the push bit in the first word of the DCT. The table below gives the relationship.

| DIRECT | STACK CHANGE | PUSH | MODE |
| :---: | :---: | :---: | :---: |
| 0 | X | X | A |
| 1 | 0 | 0 | B |
| 1 | 0 | 1 | C |
| 1 | 1 | 0 | D |
| 1 | 1 | 1 | E |

Note: $X=$ Don't care
For mode A, the state of the stack change and push bits don't matter because they are never checked.

The uses of the five modes are described below.
Mode A is used when no time can be wasted in getting to the interrupt handler for a device. A device requiring mode A service would typically be a nonbuffered device with a very small latency time. Alternatively, a real time process that must receive control immediately after an event could be serviced using mode A. The programmer pays for the speed realized through mode A by giving up the state saving and priority masking features of the other modes.

Modes B, C, D, and E are used to implement a priority inter rupt structure. They all build a new priority mask and save the old priority mask before issuing a MASK OUT instruction that enables the interrupt system. These modes differ in the amount of time and work that they devote to saving the state of the machine.

In a priority system, there are typically two types of processes: those that operate at "base" level, and those that do not. Base level is defined as operating with all levels of interrupt enabled and no inter rupt processing in progress. Non-base level is defined as operating with some interrupt processing in progress. In general, those processes that operate at base level are user programs. Those processes that operate at non-base level are the various interrupt handlers in the system.

One of the first things that the supervisor program should do when it receives an inter rupt while a process is operating at base level is to change the stack environment. Two reasons lead to this conclusion. The supervisor has no control over whether or not the user has defined a stack by placing meaningful information in the stack control words. Additionally, even if the user has initialized a stack, the supervisor has no control over the size of the stack. If the user has defined a stack, but is very close to his stack limit, it would not be acceptable for a supervisor interrupt routine to fill the user's stack to overflowing. By using either mode D or E, the VECTOR instruction will change the stack environment and initialize a stack over which the supervisor has full control. At the same time, the VECTOR instruction will save the stack environment of the user so that it may be restored before control is returned to the user.

If an interrupt handler is already processing when another interrupt is received, then the stack environment has already been changed by the inter rupt that occurred at base level and should not be changed again. For interrupts that occur at nonbase level, modes B and C of the VECTOR instruc tion can be used.

The difference between modes D and E is the same as the difference between modes $B$ and $C$ : modes $B$ and $D$ do not push a return block onto the stack.

While this saves a little bit of time over modes C and $E$, it makes returning control to the interrupted program somewhat more complicated.

All modes of the VECTOR instruction can be combined in one vector table. Devices that require mode A service will have bit 0 set to 0 in their vector table entry. The other devices will have bit 0 set to 1 in their vector table entries, and control their modes of service by the setting of the push bit in their DCT's.

The POP BLOCK instruction (POPB) can be used to return from an interrupt handler which does not change the context of the stack. The RESTORE instruction (RSTR) can be used to return when the stack context is changed.

# DATA CHANNEL FACILITY 

## INTRODUCTION

Peripherals which need to transfer large blocks of data quickly generally accomplish their data transfers via the data channel facility. The actual data channel transfers do not disturb the state of the processor since the data is transferred directly between registers in the controller and memory. This means that the amount of program overhead in the form of executing I/O instructions and loading or storing data is greatly reduced. The time required for program execution is lengthened however, since the processor pauses, as soon as it is able, each time a word is to be transferred; the transfer then occurs and the processor continues. The program need only set up the peripheral for the transfer and can then perform other, unrelated tasks.

## Features

The data channel facilities in the original NOVA, NOVA 1200 series, and the ECLIPSE line of computers all provide a single speed for data channel operation. The SUPERNOVA ${ }^{\circledR}$ series, NOVA 800 series, and NOVA 2 series computers all can operate the data channel at two different speeds: standard and high speed. In addition to merely transferring data, certain arithmetic operations can be performed by the data channel in some computers. All the NOVA line computers can have the contents of any memory location incremented by 1 each time a controller requests that operation. The NOVA and SUPERNOVA computers also allow a controller to add a word to the previous contents of any memory location.

In both types of arithmetic operation, the computer sends the results back to the controller and,
if the operation increased the contents of the memory location to more than $\mathbf{2 1 6}^{\mathbf{1 6}}$, it sends an overflow signal.

The data channel allows many peripherals to be active at the same time, providing access to memory to individual controllers on demand. Peripherals which use the data channel operate under a priority structure imposed on them by the channel. In cases where more than one controller requests access to the data channel at the same time, priority is given to that controller which is closest to the processor on the I/O bus.

A table in Appendix D includes the maximum transfer rates for all combinations of channel speed and type of transfer.

## CONTROLLER STRUCTURE

Understanding the operation of the data channel requires a knowledge of the structure of the controllers which use it. The controllers usually contain the normal Busy and Done flags, status, control, and information registers, and the program interrupt components. Additional components are added to handle the functions necessary to operate the data channel. Some of these components, generally available to the program, are in the form of additional control and status registers.

The two main registers usually added are the Word Counter and the Memory Address Counter. The Word Counter is used by the program to specify the size of the block of data to be transferred (number of words). The Memory Address Counter is used to specify the address in memory which is used in the data transfer.

## Word Counter

The Word Counter is loaded, by the program, with the two's complement of the number of words in the block. Each time a word is transferred, the controller automatically increments the counter by 1. When the counter overflows, the controller terminates data channel transfers.

The size of the Word Counter varies from peripheral to peripheral, depending on the block size associated with the peripheral. Typical sizes of the Word Counter are 12 and 16 bits, allowing for up to 4096 -word blocks and 65,536 -word blocks, respectively. Although the Word Counter specifies the negative of the desired block size, the most significant bit of the register need not be a 1--it is not a sign bit for the number. No sign bit is necessary because the word count is treated as negative by the controller, by virtue of being incremented instead of decremented. Thus, a word count of 0 is valid; in fact, it specifies the largest possible block size. The table below further illustrates the correspondence between the desired word count and the value which must be loaded into a 12-bit or 16 -bit Word Counter.

| (negative) word count <br> (decimal) | 16 -bit value <br> (octal) | 12-bit value <br> (octal) |
| :---: | :---: | :---: |
| -1 | 177777 | 7777 |
| -2 | 177776 | 7776 |
| -8 | 177770 | 7770 |
| -100 | 177634 | 7634 |
| -2047 | 174001 | 4001 |
| -2048 | 174000 | 4000 |
| -2049 | 173777 | 3777 |
| -4095 | 170001 | 0001 |
| -4096 | 170000 | 0000 |
| -4097 | 167777 |  |
| -8192 | 160000 |  |
| -32768 | 100000 |  |
| -65535 | 000001 |  |
| -65536 | 000000 |  |

## Memory Address Counter

The Memory Address Counter always contains the address in memory which is to be used by the controller for the next data transfer. It is loaded, by the program, with the address of the first word in the block to be transferred. During each transfer, the controller increments the Memory Address Counter by 1. Therefore, successive transfers are to or from consecutive memory locations.

## TRANSFER SEQUENCE

The actual data channel transfer sequence is a two-way communication between processor and controller and proceeds as follows. When a peripheral has a word of data ready to be transferred to memory or wants to receive a word from memory, it issues a data channel request to the processor. The processor pauses as soon as it is able, and begins the data channel cycle by acknowledging the peripheral's data channel request. The acknowledgment signal dismisses the peripheral's data channel request and causes the peripheral to send back to the processor the address of the memory location involved in the transfer. Following the receipt of the address, the data itself is transferred in the appropriate direction.

At the completion of each data transfer the processor/controller interaction is over. The controller carries out any tasks necessary to complete the data transfer, such as transferring the data to the device itself for an output operation. The processor starts another data channel transfer if any data channel requests are pending, starts a program interrupt if one is being requested and there are no data channel requests, or resumes program execution.

The controller increments both the Memory Address Counter and the Word Counter during the transfer. If the word count becomes 0 , the controller terminates further transfers, sets the Busy flag to 0 , the Done flag to 1 , and initiates a program interrupt request. If the Word Counter has not yet overflowed, the peripheral continues its operation, issuing another data channel request when it is ready for the next transfer.

## DATA CHANNEL MAP SELECTION

Data channel MAP selection is performed only by certain peripheral controllers in Data General computer systems that contain more than one data channel MAP, i.e., the NOVA 3 and ECLIPSE $S / 220$ and $S / 230$ series computers. In these series of computers, data channel map selection occurs at DCHA time (refer to the Interface Designer's Reference, DGC 015-000031). If the data channel facility is enabled at DCHA time, DATA0 selects one of two data channel maps. If DATA0 is asserted at DCHA time, DCHA MAP B is selected. If DATA0 is not asserted at DCHA time, DCH MAP A is selected.
In this manual, a controller that performs data channel MAP selection is specifically identified as such in its controller introduction and in its controller programming summary.

## Processor Pauses

The processor can pause for a data channel transfer only at certain, well-defined times, depending on the model of processor and, in the SUPERNOVA computer, on the channel speed used by the peripheral requesting the transfer. For the NOVA, NOVA 1200 series, and the standard channel on SUPERNOVA computers, data channel transfers, like program interrupts, can only occur between instructions. High-speed data channel requests on the SUPERNOVA computer, and all requests on the NOVA 800 series, NOVA 2 series, and ECLIPSE line of computers can break into program execution at certain other points in most instructions (I/O instructions are included in those that cannot be broken into.)

## Priorities

In terms of priorities, program execution has priority over the data channel except at certain points in the processor's operation, at which times the data channel has absolute priority (over not only normal program execution but also over any pending program interrupt requests). At these certain points, the processor will handle all existing data channel requests, including those which are generated while data channel transfers are in progress, before starting a program interrupt or resuming normal instruction execution. Thus, if data channel requests are being generated by a number of peripherals as fast as or faster than the processor can handle them, all processing time will be spent handling data channel transfers, and program execution will stop until all the data channel transfers are made. However, when the data channel is being used at less than its maximum rate, processing time is shared between the data channel, which receives as much as it needs, and the program, which uses the rest.

When the processor pauses to honor a data channel request and more than one peripheral is requesting a data channel transfer, priority is given to the peripheral which is closest to the processor on the I/O bus. Since all peripherals operating with the high-speed data channel must be grouped together at the beginning of the bus, all requests from high-speed controllers will be honored before any from those which operate at standard speed. To use the high-speed data channel, the controller for a peripheral must be mounted inside the mainframe of the computer and must be designed to operate within the high-speed data channel time constraints. (Refer to the Interface Manual, DGC 015-000031.) A computer that has the two-speed capability is shipped with the high speed enabled for all controllers mounted inside the mainframe. (Controllers in an expansion chassis are constrained to operate at standard speed.)

## PROGRAMMING

Programming a peripheral for a data channel block transfer typically involves the following steps:

1. The peripheral's status is checked, usually by testing the Busy flag and/or reading a status word and checking one or more error or ready bits. If an error has occurred, the program should take appropriate action. If no error has occurred but the peripheral is not yet ready, the program should wait for the peripheral to complete its operation. When the peripheral is ready, the program may proceed.
2. The data block in the device is located. This usually involves giving a peripheral "address" by specifying a unit number, channel number, sector number, or the like.
3. The data block in memory is located by loading the Memory Address Counter with the address of the first word of the block.
4. The size of the data blocks is specified by loading the proper value into the Word Counter.
5. The type of transfer is specified and the operation is initiated. If the peripheral is capable of several different operations, specifying the type of transfer usually involves loading a control register in the controller. The operation itself is usually initiated by one of the I/O control functions: Start, or Pulse.

Setting up and initiating the data channel operation is the major part of programming a data channel block transfer. However, if any errors could have occurred during the operation, the program should check for these errors when the operation is complete and take appropriate action if one or more have occurred.

## TIMING

## INTRODUCTION

On large systems which depend heavily on input/ output, both the direct program control and data channel facilities can be badly overloaded. This overloading means that certain peripherals are seriously compromised because they lose data or perform poorly, since the system cannot respond to them in time.

This section explains how a system can be overloaded and what steps can be taken to minimize the detrimental effects.

## DIRECT PROGRAM CONTROL

Nearly all peripherals operating under direct program control request program service by setting their Done flags to 1 . Whether the CPU determines that the Done flag is set to 1 by repeatedly checking it or by responding to interrupt requests, there may be a significant delay between the time the peripheral requests program service and when the CPU carries out that service. This delay is called "programmed I/O latency".

When the program interrupt facility is not used, this programmed I/O latency has two components which can be calculated from the tables in Appendix D.

1. The interval between the time the Done flag is set to 1 by the peripheral and the time the flag is checked by the CPU.
2. The time required by the peripheral service routine to transfer data to/from the peripheral and set the Done flag to 0 (by idling the peripheral or instructing it to begin a new operation.

The first component can be diminished by perform ing frequent checks on the Done flag; the second can be diminished by writing an efficient peripheral service routine.

When the program interrupt facility is used, this programmed I/O latency has at least four components:

1. The time from the setting of the Done flag to 1 , to the end of the instruction being executed by the CPU.
2. The time the interrupt facility needs to store the program counter in location 0 and simulate a JMP @1 instruction.
3. The time required by the interrupt handler to identify the peripheral and transfer control to the service routine.
4. The time required by the service routine to transfer data to/from the peripheral and set the Done flag to 0 .

The programmed I/O latency may be extended by three other components:
5. The time when CPU operation is suspended because data channel transfers are in progress (see following section).
6. The time during which the CPU does not respond to the peripheral's interrupt request because the interrupt system is disabled. (For example, during the servicing of an interrupt from another peripheral.)
7. The time the peripheral's Inter rupt Disable flag is set to 1 during the servicing of an interrupt of a higher level peripheral.

The first component is determined by the longest non-inter ruptable instruction that the CPU can execute. On the NOVA line computers, this is usually a few microseconds (unless long indirect address chains are used in several processors); on the ECLIPSE line of computers it can be considerably longer due to the presence of the WCS feature which allows the programmer to code long instructions which do not allow program interrupts to occur during their execution.

The second component is also machine dependent; in general it is approximately two or three times as long as a memory reference. The third, fourth, sixth and seventh components are determined by software and account for the bulk of the programmed I/O latency. The fifth component is determined by the nature and the number of the data channel devices operating in the system.

Programmed I/O latency is important because a peripheral that must wait too long for program service from the CPU may suffer from degraded performance. The longest allowable delay between the time when a peripheral sets its Done flag to 1 and the time when the CPU transfers data to/from that peripheral and sets the Done flag to 0 is called the "maximum allowable programmed I/O latency" of the peripheral. When the actual programmed I/O latency for a peripheral exceeds the maximum allowable programmed I/O latency, the specific effects depend on the device in question. In the worst case, data may be incorrectly read or written. The maximum allowable programmed I/O latency for each peripheral can be found under Timing in the section devoted to that peripheral.

A peripheral service routine must usually perform certain computations (updating pointers to buffers, byte counter, etc.), but rarely are these computations so complex that they cannot be accomplished within the constraints of the maximum allowable programmed I/O latency. However, if several peripherals are competing for service at the same time, it may be necessary to jeopardize the performance of some of them by deferring their requests for program service until the CPU has serviced the higher priority requests. For this reason, all DGC computers incorporate the priority interrupt facility described earlier.

The object of the priority interrupt facility is to minimize the loss of important data. In order for the programmer to achieve this end, the assignment of the software priority levels should be made in the light of the following considerations:

1. the maximum allowable programmed I/O latency for each peripheral,
2. the result of exceeding the maximum allowable programmed I/O latency for each peripheral (slowdown or data loss), and
3 . the cost of losing data.

## DATA CHANNEL CONTROL

Problems with time constraints can be encountered when transferring data via the data channel. When a peripheral needs data channel service, it makes a data channel request. However, the CPU can only allow data channel peripherals to access memory at certain predefined times. (At such times, it is said that data channel breaks are enabled.) In addition, there may be more than one peripheral waiting to access memory at any one time. Consequently, the re may be a significant delay between the time when a peripheral requests access to memory and the time when the transfer actually occurs. This delay is called data channel latency and has the following components:

1. the time between the peripheral's request for memory access and the next data channel break, and
2. the time required to complete data channel transfers to/from higher priority (closer) peripherals that are also requesting memory access.

The length of the first component depends on the design of the CPU. In the NOVA, NOVA 1200 series, and SUPERNOVA (standard-speed) computers, data channel breaks are enabled only between instructions so that long instructions (MUL, DIV) and long indirect address chains can have a significant effect on data channel latency. In the NOVA 800 series, NOVA 2 series, ECLIPSE and SUPERNOVA (high-speed) computers, data channel breaks may be enabled during most instructions (but not during I/O instructions), so that data channel latency is reduced.

The length of the second component depends on the number of data channel peripherals operating in the system at a higher priority and the frequency of their use.

Most peripherals using the data channel control operate under fixed time constraints. Disc drives and magnetic tape transports are typical data channel peripherals. In each of these devices, a magnetic medium moves past a read or write head at constant velocity. If data is not read or written at the correct instant, the data will be transferred
to or from the wrong place on the magnetic medium. Consequently, on input, such devices must be allowed to write a word into memory before the next word is assembled by the controller, and on output, the controller must be able to read a word from memory before the surface is positioned under the write head. In either case, if the data channel latency is too long, data cannot be properly transferred. Most peripherals operating under data channel control set an error flag when this happens, so the service routine can take appropriate action to recover from the error, if possible.

The "maximum allowable data channel latency" of a peripheral is the maximum time the peripheral can wait for a data channel transfer. The range of times is from a few microseconds to several hundred microseconds. At the time the system is configured, data channel priorities should be assigned to peripherals on the basis of the following considerations:

1. The maximum allowable data channel latency of the peripheral. A peripheral with a short allowable latency usually should receive a higher priority than one with a long allowable latency.
2. The recovery time of a peripheral (i.e., how long before it can repeat a transfer that failed because of excessive data channel latency) if the peripheral can recover.
3. The cost of losing data from the peripheral if the peripheral cannot recover.

If data channel latency seems to be a problem in a system, latency might be improved by changing the coding in the programs; less frequent use of long instructions and lengthy indirect chains in the NOVA and 1200 series computers, and less frequent use of I/O instructions in the SUPERNOVA, 800 series, and ECLIPSE line of computers. In addition, there is an upper limit on the number of data channel transfers/second that a computer can support. In cases where this limit is exceeded, the only solution is to reduce the num ber of peripherals using the data channel at the same time.

High data channel use reduces the speed of program execution since the processor pauses for each transfer. This may adversely affect the CPU's capacity to respond to interrupts and service those peripherals operating under direct program control.

## PROGRAMMING EXAMPLES

## INTRODUCTION

The four programs in this section illustrate various techniques of I/O programming. Some of the techniques used are: status checking; servicing of basic peripherals (Teletype, paper tape punch and reader); interrupt handling, including saving and restoring the processor state, with and without stacks, and dispatching to the proper peripheral service routine; data channel programming; priority interrupt handling; and power fail/auto restart programming. The programs are complete; if desired, each of the first three can be assembled and run on any DGC computer system with the necessary peripherals. The fourth program requires one of the ECLIPSE line of computers along with the necessary peripherals.

The programs become successively more complex in order to illustrate various programming methods and to show the costs and benefits of the use of interrupts. As the complexity increases, so does the efficiency of peripheral servicing. Example One uses no interrupts in servicing Teletype and punch. Example Two performs the same service more efficiently by using the interrupt facility. In Example Three, a priority interrupt structure is introduced to provide the most efficient service for an expanded set of peripherals which includes a paper tape reader and magnetic tape unit. Example Four, for use on the ECLIPSE computer,
utilizes the VECTOR instruction and stack facilities to perform the bulk of the tasks performed by the interrupt handler. However, the Teletype and punch service in Examples Three and Four remains functionally the same as before, so that the programming styles represented by the example programs can easily be compared.

The basic idea of each program is the same. Program computation is simulated by a short loop of arithmetic instructions. A counter in memory (LOC) is incremented on each pass through the loop in order to provide a recognizable pattern of blinking console lights. Periodically, these calculations are suspended in order to perform I/O, at the completion of which the calculations are resumed exactly where they were left off.

The operation of the programs is functionally identical with respect to Teletype and punch I/O. When a key is typed, the calculations are suspended and the character is read in, stored in a buffer, and "echoed" back to the Teletype. When the line is terminated, either by a carriage return or by the 72 nd character, the entire line is output to the punch. (In order to extend the punching time for a single line, each character is punched eight times.) The buffer is then reinitialized and the program waits for more Teletype input as it continues its calculations.

## EXAMPLE ONE

Example One is written without using interrupts. (The interrupt system is disabled by the initial IORST instruction.) The status of the Teletype keyboard (device TTI) is checked periodically (roughly every half a second). When a character has been typed and is waiting to be read (Done flag set to 1 ), the calculations are frozen and saved (at IOSR) and the character is read in (READC), stored in the buffer (STORE), and echoed back to the Teletype. If this character does not terminate the line, the frozen state of the calculations is restored (RSTOR) and the calculations are resumed. When a carriage return is read, it is echoed and placed into the buffer as usual, after which a line feed is added to the buffer and echoed. If 72 characters are input with no carriage return, both a carriage return and a line feed are sent to the Teletype and put into the buffer. In either case
the program then loops through the buffer, punching out each character in the line eight times (NRPT=8). (A null character is output first to provide eight frames of blank leader on the tape.) When the full line has been punched this way, the program reinitializes the character buffer and resumes the calculations.

When Example One is actually run, it becomes obvious that this is not an efficient way to handle this type of I/O. The Teletype seems sluggish; the infrequent checking of the Teletype status introduces a delay before a character is echoed. In addition, while a line is being punched, no characters are recognized from the Teletype and all calculations stop (the console lights stop blinking). The obvious way to reduce this poor performance is to use the interrupt facility, as Example Two does.

## EXAMPLE ONE

| -LOC 20 |  |
| :---: | :---: |
| EUFF-1 | \# AUTO-INCREAENT J NG I OCATJGN UGEII AS |
|  | ; JNDEX JNTO CHAFAACTEF EUFFEF |

$$
-\operatorname{LOC} 400
$$

; "MATN" FROGEAM

| STAET: | IOFST |  | cleafe $\quad$ / | IEUJCES, | TUFN | JNTEFFUFTS | OFF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CALC: | ATII | 0.1. | ; SJPlilate | USEFUL CTI | MFUTA | J On |  |
|  | SUR | 1,2 |  |  |  |  |  |
|  | J. NC | 2,3 |  |  |  |  |  |
|  | NEG | 3,0 |  |  |  |  |  |
|  | J S\% | LOC: |  |  |  |  |  |
|  | Jmp | CAL. C |  |  |  |  |  |
|  | SNEPIN | TTJ. | - CHECK TTJ | ctatus f | E] 0 | C:AL. L. Y |  |
|  | \mip | Cal C | : CONTJNUF | comfutat |  |  |  |
|  | IMF' | ITSF: | \% IF CHAFAC | TEF: IS WA | JTJM | GO GET JT |  |

LOC: 0


EXAMPLE ONE (Continued)

| CEET: | L. MA | O,LF | ;AMI I JME FEEI TU RUFF |
| :---: | :---: | :---: | :---: |
|  | STA | $0 \cdot \mathrm{CH} 20$ |  |
|  | SkFrez | TTO | ; WATt UNTIL TTO REATIY |
|  | JMF | - - - 1 |  |
|  | linas | 0.770 | GIUE LINE FEETI |
|  | LIA | 0,20 | CCAL CUL ATE NUMREF OF CHAFACTEFS IN MIFF |
|  | L. IIA | 3,AFUFF |  |
|  | SUE | 3, 0 |  |
|  | Sta | O,FCCNT | - TNITJALJTE FUNGH CHAFACTEF COUNTER |
|  | STA | 3,20 | *FESET EUFFEF JNHEX TG REGINNJAG OF FUFF |
|  | SUB | $0,0,5 R F$ | ;FIRET FUT GUT 9 FFAMES OF RLANK $\angle E A D E F$ |
| NEWC: | L. DA | O, 020 | GGET NEW CHARACTER |
| SAMEC: | SKFERZ | $\mathrm{F}^{\prime} \mathrm{T}^{\prime}$ | : WAIT LINTJI FUIACH FEEAIY |
|  | IMF | $\cdots \cdots$ |  |
|  | IOAS | O,FTF' | F OUTFUT CHARACTEE TO FIINEH |
|  | ncz | FRCNT | ; IECREMFNT FIINCH REFEAT COUNTEF |
|  | IMF' | SAMEC | \%GO FUNCH SAME CHAEACTEF AGAIN |
|  | Lta | O, NFFT | - EEJNJTJAL IGE FUNCH REFEAT COUMMTEF |
|  | STA | $0 . \mathrm{FFRCNT}$ |  |
|  | 582 | FCCNT | - HECFEMENT FUNCH CHAFACTEF COUNTFE |
|  | 1 MF | NEWC | -START FUNC:HING NEW CHAEACTEF |
|  | LIIA | O, MAX | ;ALL MINE, FETNITIALIZE CHARAGTEF RUFFEF: |
|  | S7A | O, CHCNT | ; INJTIAL TZE CHAFACTEF COUNTEF |
|  | $L I I A$ | $0 . A E U F F$ | ; INTTJAl J 7 E CHAFACTEF RUFFEE JMIEX |
|  | STA | $0,20$ |  |
| FSTOF: |  |  | FRESTORE CAFEY ANI ACCLMUI ATOFS |
|  | MOUF | $0.0$ |  |
|  | LIA | 0 , Saveo |  |
|  | L. LIA | 3. Save 3 |  |
|  | Whif | CALC | FFETUEN ANTI FEESUME COMFUTATJGN |
| C177: | 1.77 |  | MMASE FGF IIELETJNG FAFTTY RTT |
| CF: | 15 5 |  | CAFFETAGE FEETURN |
| L..F: | 12 |  | OLTEE FEET |
| ABUFF: | EUFFF-1. |  | \#ALIFEESS OF CHARACTEF RUFFEF - 1 |
| Mifx: | 1.10 |  | \# MAXIMUM OF 72 CHAFACTERS JMFUT FEF 1 JNE |
| CHCNT: | 11.0 |  | ; CHAFAO:TER CCIINTER (COUNTS IITWN FROM MAX) |
| FCCNT: | 0 |  | FFUNCH CHAFACTER COUNTEE |
| FRECN: | 1.0 |  | ; FUNCH REPEAT COUNTER |
| NFFFT: | 1.0 |  | :NUMEFE GF TJMES TO FINCH EACH CHAFACTEE |
| SAVEO: | 0 |  | ; ACCUMUL ATOF SAVE l OCATJONS |
| SAUEZ: | 0 |  |  |
| SAUEC: | 0 |  | -CAREPY SAVE L DCATICM |
| EUFF: | - BLE゙ | 112 | ; CHAFIACTEF RUFFEF - ALLOW FGF 7 ? CHAFS + CR + 1F |
|  | - ENO | STAFiT |  |

## EXAMPLE TWO

Example Two performs the same input/output operations that Example One does, but with its use of the interrupt facility it functions much more efficiently. Two major benefits of the interrupt are illustrated:

1. The program need not check the TTI status while it is performing its calculations--the calculations are interrupted automatically when there is I/O to be done. This eliminates the sluggishness encountered in Example One; in Example Two the response to typing a character appears to be immediate.
2. In the periods during which the computer is waiting for an I/O (in this case the punch) to complete an operation before starting it on another operation, a program which uses interrupts can perform other computation. When Example Two is actually run, the console lights continue to show calculations being performed while the punch is running. Note, however, that while the punching is being done, TTI interrupts must be ignored. Otherwise, a carriage return given while punching was going on would terminate the line being punched and start the new one. A program check is employed in Example Two to avoid this problem. Right after a character is read in
(READC), if a line is being punched (PCCNT $>0$ ), the character is ignored and the interrupt is dismissed immediately. In Example Three, use of a priority interrupt scheme eliminates this problem, so that characters can be accepted from the Teletype during punching.

A polling routine is used in Example Two to determine which peripheral caused the interrupt. The I/O SKIP instructions (beginning at IHAND) are ordered so that the higher-priority devices are interrogated first. Although the order is not critical for such slow devices as are used here, it is generally good practice to check the higherpriority peripherals first.

Three other things should be noted. The first instruction (at START) is now DICS 0, CPU. This resets all peripherals as does an IORST, but it also enables, rather than disables, the interrupt facility. Secondly, Teletype output (TTO) interrupts are unconditionally ignored by merely clearing the Done flag and returning. Thirdly, for computers with the power monitor and auto-restart feature, a power fail service routine has been written. In Example Two this routine (PFLSR) merely saves the state of the processor and halts. A more involved routine, which provides autorestart capability, is included in Example Three.

## EXAMPLE TWO

LOC 0
0
IHANII

IHANII
FLIFF-1-1

[^0]
## ; AUITO-JNCFFMENTING I OCATION USETI AS

 ; JNTIEX INTO CHAFIACTEF FLIFFEF:|  | - LOC | 400 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ; | "MAIN" | FROGRAM |  |  |
| STAFT: | $\operatorname{HICs}$ | 0,CFU | FIORST ANI INTEN |  |
| CALC: | Alili | 0,1 | GSIMULLATE USEFLIL | COMFUTATION |
|  | SUB | 1,2 |  |  |
|  | INC | 2,3 |  |  |
|  | NEG | 3,0 |  |  |
|  | ISZ | 1 DC |  |  |
|  | JMF' | CALC: |  |  |
|  | JMiF | CALC | ;NO NFEM TO C:HECK゙ | HEFE FOF TTS |

LOC: 0

## * INTERFLIFT HANLILEF




| ; | FOWEF | FAIL. SEF | CE FIOUT | TNE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FF'LSF: | STA | 0, SAVEO | ; FOUEF | FAILUFE, | SAUE | ACCLMUII ATOFS | ANTi | CAFEY |
|  | STA | 1., SAUE1 |  |  |  |  |  |  |
|  | STA | 2,SAUE2 |  |  |  |  |  |  |
|  | STA | 3.SAVE3 |  |  |  |  |  |  |
|  | MCIUL | 0,0 |  |  |  |  |  |  |
|  | STA | $0, \mathrm{SAVEC}$ |  |  |  |  |  |  |
|  | HALT $T$ |  | \% WAYT F | FOE FOWF | T0 50 | rown |  |  |
| Saveo: | 0 |  | ; ACCLIMLI | Il atare sa | E LOC: | ATTINS |  |  |
| SAUE1: | 0 |  |  |  |  |  |  |  |
| SAVE2: | 0 |  |  |  |  |  |  |  |
| SAVE3: | 0 |  |  |  |  |  |  |  |
| SAUEC: | 0 |  | ;CAREY | SAUF I OO | TJON |  |  |  |

; TELETYFE JNFUT SERUICE FOUTTINE

| TTISF: | STA | O,SAVEO | ; SAve acioumulatars that wJl. FE USEII |
| :---: | :---: | :---: | :---: |
|  | STA | 3, SAUE3 |  |
|  | MTOU | 0,0 | -SAUE CAREY |
|  | STA | O, SAUEC |  |
| FEALIC: | II] AC | $0, T T I$ | - FEATI THE CHAFACTEF ANII ELEAF: IIONE |
|  | $1 . I A$ | $3,6177$ | - DFOFP FAEITY ETT |
|  | ANI | 3,0 |  |
|  | LIA | 3, FCCCNT | \# IS FREUTOUS LIME FETNG FIINCHET? |
|  | MOU* | 3,3,57F |  |
|  | JMF | TTIIS | \# ]F YES, THEN JGNOFF THJS C:HAFACTEF |
| STOFE: | STA | 0,020 | \#STOFE CHARACTEF IN RUFF |
|  | Sk゙FRて | TTO | ? TTC FEAJIY? |
|  | JMF' | . - 1 | ; NO, TFYY ABAJN |
|  | ITAS | 0.170 | ; YES, ECHO CHARACTER |
|  | 1 [1A | $3 . \mathrm{CF}$ | \# J CHAFACTER A CAFRIAGE RETURN? |
|  | SUB: | 3,0, SNF |  |
|  | JMF | CEET | \#YES, GO FFOCESS IT |
|  | [15\% | CHCNT | ONO, LECFEMENT CHENT TO SHECK FOF L TNE OUEFFL OW |
|  | IMF' | TTYES | \# NO OUERFL OW, GU IISSMISS JNTEFERUFT |
|  | May | 3,0 | \% INE IS FIILL. 1 DAM A CFE ANII |
|  | Jmif | STOFE | ; JUMF HACK TO JNSERT IT JNTO EUFF |
| CRET : | L. Ma | $0 . \mathrm{LF}$ | ; ATII LTNE FEETI TO EUFF |
|  | STA | 0.020 |  |
|  | SKFERZ | TTO | ; WATT UNTIL TTG EFAMY |
|  | JMF | ${ }^{-1}-1$ |  |
|  | IOAS | $0, \mathrm{TTO}$ | \#GJUE LTAE FEEM |
|  | L.IA | 0.20 | *CALCUL ATE NUMEFR OF CHAFACTEFS JN BUFF |
|  | L.IA | $3, A B U F F$ |  |
|  | Sue | 3,0 |  |
|  | STA | O.FCCNT | ; INTTIALIZE FUNC:H CHARACTEF COUNTEF |
|  | STA | 3,20 | ;REGET FUFFEF INTIEX TO EEGJNNJNG OF RUFF |
|  | CUR | 0.0 | \#FJFST FLIT OLIT S FFAMES OF FLAME IFATIEF |
|  | IUAS | O,F'TF' |  |
|  | Sta | OYCCHAE | © SAUE NIII AS CUERENT CHARACTEF |
| TTIUS: | LIIA | O, SAUEC | ; TTJ INTEFEUF'T IIJSMJSSAL |
|  | MOYR | 0.0 | \#FESTCRF GAFEY ANTI ACCUMUI ATOES |

## EXAMPLE TWO (Continued)

|  | 1 LIA | 3.SAUEZ |  |
| :---: | :---: | :---: | :---: |
|  | LDA |  |  |
|  | INTEN |  | ; ENAELE JNTEFRUFTS |
|  | JMFF | 00 | ; RETUR |
| C177: | 177 |  | ; MASK fofi heleting fakity mit |
| CR: | 15 |  | :CAFEIAGE RFturn |
| 1.F: | 12 |  | ;LINF FEET |
| AELIFF: | BUFF-1 |  | ; ALIRESS OF Character mlifffe - 1 |
| Max: | 110 |  | ; MAXIMUM OF 72 CHAFACTEFS JNFUT FFF I INE |
| CHCNT: | 110 |  | ; CHAFACTER COUNTEF (COUNTS IOWN FFOM MAX) |
| FCCNT: | 0 |  | ; FUNCH CHARACTER COUNTEF |
| FFCRT: | 10 |  | ; FInCH REFEAT COUNTEF |
| NEFT: | 10 |  | ; NUMBEF OF TIMES TI FUNCH FACH Chafacter |
| CCHAE: | 0 |  | ; Curfent character gave location |
| ; | FAFEE | TAFE FUNCH SFRUICE FOUTINE |  |
| PTFSR: | STA | $0, S A \cup E O$ | ; Save accumulators that will fe usem |
|  | STA | 3, SAVE3 | : (CAREY WTLI NOT FF Changeit) |
| GCHAF: | LILA | 0, CCham | :GET CURFENT CHARACTER |
|  | IISZ. | FRCNT | ; IIECEEMENT FUNCH RFFEAT COUNTER |
|  | JMF' | SAMEC | -GO FUNCH SAmE Chakactef agatn |
|  | L. LIA | O,NEFT | ; REINITIALIZE FUINCH FEFEAT COUNTER |
|  | STA | O,PRCNT |  |
|  | nsz | FCCNT | ; DFCREMENT FIINCH CHARACTER COUNTER |
|  | JMF' | NEWC | \%GO FUNCH NFW CHARACTER |
|  | NYOC | FTF' | ; ALL TIONE, CLEAE FUNCH |
|  | LIIA | O, Max | : FEEINTIALITE CHARACTEF RUFFER: |
|  | STA | O,CHENT | - Jnjtial ize chafiacter countek |
|  | LIMA | O,ABUFF | ; inttial tze character fliffek jnifex |
|  | Sta | 0.20 |  |
|  | JMiF' | FTFIS | ; Go mismiss gntereuft |
| NEWC: | L.LAA | 0.020 | -GFT NEW CHAFACTEE |
|  | STA | $0 . \mathrm{CCHAF}$ | ; lifiate curbent character gave |
| SAMEC: | IIOAS | O,FTF | - OUTFUT Chakacter to funch |
| FTFIS: | l.da | O,SAUEO | FFTF TNTERFUFT IITEMTSEAL |
|  | 1 Lia | 3, SAVE 3 | - EESTORE ACCUMLL ATORS |
|  | INTEN |  | ; ENAELE INTFFRUFTS |
|  | JMF' | (10) | ; FETUEN TO JNTEREUFTEII FROGFAM |
| EUFF: | - ELK | 112 | FCHARACTEF PLIFFEF -- ALLOW FOF 72 CHARS + CR + IF |
|  | - ENI | START |  |

## EXAMPLE THREE

Example Three creates a full priority interrupt structure and provides even more efficient I/O processing. Two peripherals are added to the program: the high-speed paper tape reader, as a peripheral which requires service quickly enough that it could benefit from such a priority interrupt structure, and a magnetic tape drive, as a peripheral which uses the data channel. In addition to the Teletype and punch I/O of the previous two examples, Example Three allows a block of information to be read in through the high-speed reader, stored in a second buffer, and written out to magnetic tape. This sequence is initiated by typing control-R at any point in a Teletype input line. Doing so will store the control-R in the buffer but echo it by ringing the Teletype bell.

When the completed line is punched, any control-R's in the line are punched only once (instead of the usual eight times), and it starts the paper tape reader. For each control-R, one block of paper tape (delimited by one or more null frames) is read. After a block is read, 100 -word sections of the block are written to magnetic tape via the data channel. (A block on paper tape produced by this program on the punch can be as long as $74 \times 8=592$ frames, equivalent to several magnetic tape records of the arbitrary length 100.) When all the writing is done, the paper tape reader is started again if there were additional control-R's input.

## Priority Structure

The interrupt priority masks are set up to create the following priority structure among active peripherals, from highest priority to lowest:

> paper tape reader
> magnetic tape paper tape punch
> Teletype input
> Teletype output

The paper tape reader is given highest priority because it has the shortest allowable programmed I/O latency. In order to keep the reader operating at maximum speed, response to its interrupt requests must occur within 100 microseconds.

The magnetic tape unit receives next priority. Although magnetic tapes transfer data much faster than the paper tape reader, they do it through the data channel; interrupts are requested only after entire blocks of information have been transferred. Inter rupt requests from the paper tape reader, which occur every frame, consequently come more frequently than those of a magnetic tape unit.

The paper tape punch and Teletype keyboard (TTI) receive priority in that order, according to their speeds. Finally, Teletype output (TTO) is always masked out, since the program does not need or want to know about TTO interrupts. There is no timing problem because Teletype output can keep up with Teletype input.

Interrupts may come from two other sources in addition to the peripherals mentioned above. If the computer includes the power monitor and autorestart feature, an interrupt will occur if power should fail. Since power fail interrupts cannot be masked out, a power failure has priority over all other peripherals. The second other source of an interrupt is a peripheral from which the program does not expect an interrupt. (For example, an interrupt from a second terminal may occur if it is used when the program is running. The program handles such a spurious interrupt merely by clearing the interrupting peripheral's Done flag and returning to the interrupted program. The Interrupt On flag is left set to 0 during this short process; consequently, spurious interrupts, like power fail interrupts, have priority equal to that of the paper tape reader, the highest-priority active peripheral.

## Priority Interrupt Handler

The interrupt handler in Example Three differs from that in Example Two in a number of ways. The reason for these differences is twofold:

1. Example Three sets up and maintains a priority interrupt structure.
2. Example Three includes programming to handle spurious interrupts and to make use of the power monitor and auto-restart feature.

The interrupt handler uses the INTERRUPT ACKNOWLEDGE instruction (INTA) to identify the source of an interrupt. The device code read by the INTA instruction is used as an index into a 64 -word interrupt dispatch table (IDTAB) which contains the starting addresses of the various peripheral service routines. The main interrupt handler dispatches control to the appropriate peripheral service routine by performing a " jump indirect" (JMP@) to the correct table location. Table locations which correspond to peripherals not provided for in Example Three contain the address of the spurious interrupt handler (SIH).

In order to change the current priority level when an interrupt occurs, a new interrupt priority mask must be established. In addition, the previous value of the mask must be saved so that it can be restored when the current interrupt service is finished. In Example Three, the various periph-
eral service routines are responsible for manipulating the old and new masks. The old mask is retrieved from the location reserved for it (MASK) and stored in the routine's save area. Then a new mask, which reflects the priority structure required by the peripheral, is loaded into ACO . The new mask is established by executing two instruc tions: (1) DOBS 0, CPU, which is a combination of the MASK OUT and INTERRUPT ENABLE instructions, sets up the Interrupt Disable flags in the system and turns interrupts back on, so that higher-priority peripherals may interrupt the current service routine. (2) STA 0 , CMASK stores a copy of the new mask in the current mask save location. These two instructions should, in general, always be given together, so that the current value of the mask stored in memory (at CMASK) matches the states of the Interrupt Disable flags. Note also that the mask must be set up at the beginning of the program, before interrupts are enabled. In Example Three a DOBS 0, CPU instruction initializes the mask to 1 to mask out Teletype output and turns interrupts on. No interrupt can occur until after the STA 0, CMASK instruction which follows immediately.

Because a higher-priority peripheral may interrupt the service routine of a lower-priority peripheral, the first portion of the interrupt handler must be written in such a way that no information vital to the currently executing service routine is lost when a higher-priority interrupt occurs. Therefore, the information of interest must be protected before interrupts can be enabled. In any priority interrupt handler, the current mask and the return address stored in location 0 must be saved. In Example Three, it is also necessary to transfer the saved values of $A C 0$ and $A C 3$ from the temporary locations SAVE0 and SAVE 3 to the protected area special to each peripheral service routine (TSAV0 and TSAV3 for Teletype input service, for example). (The save area for each service routine is protected because Example Three is set up so that no peripheral can interrupt itself.) It is not necessary to store the values of the accumulators or Carry in a protected area before enabling interrupts. Any higher-priority service routine that interrupts a lower-priority routine before the lower-priority routine saves the values of the accumulators it needs to use is required to ensure that, upon return to the lower-priority routine, the accumulators are restored to the values they had at the time of the higher-priority interrupt. Consequently, information in Carry or the accumulators is "safe" with respect to higher-priority interrupts.

The power fail service routine has been expanded in Example Three to make use of the auto-restart feature. When a power fail interrupt occurs, the Carry and accumulators are saved, and the computer is readied for an auto-restart. This involves placing a JUMP instruction in location 0. When auto-restart occurs, the computer automatically simulates a JMP 0 instruction (note: not a JMP @0 instruction). The restart instruction stored in location 0 (JMP @RSTAD) transfers control to the restart code (RSTRT), where the state of the machine is restored and the program is picked up where it left off when power failed. Each peripheral has a software "active" flag set when it begins an operation, so the program can check on how far the operation proceeded before power failed. Since the magnetic tape unit could have lost power anywhere within the current record it was writing, the program erases a section of tape and rewrites the entire record. Note that an auto-restart will occur only if the power switch is in the "lock" position. However, if the power switch is not in "lock", the same effect can be produced manually by starting the computer at location 0 .

A routine (SIH) is included in Example Three to handle spurious interrupts. It merely clears the peripheral which caused the interrupt and then returns to the interrupted program. The peripheral is cleared by executing an NIOC instruction with the device code read by the INTA instruction given earlier.

The power fail routine, the spurious interrupt handler, and the paper tape reader service routine are given "absolute" priority while they are executing. Interrupts are not reenabled by these routines, so no other interrupt is allowed to occur. Consequently, these routines need not manipulate the priority mask nor safeguard the return address stored in location 0 .

In Example Three each service routine is responsible for dismissing the interrupt on its own. This involves restoring the states of Carry, the accumulators, and the previous mask, and returning to the interrupted program. The priority mask should be changed only when interrupts are disabled. Therefore, the dismissal sequence must disable interrupts before restoring the mask, then enable them and immediately jump back to the inter rupted program. In Example Three, a DOBC 0, CPU is given to change the mask and disable interrupts. Then location CMASK is restored, the last of the accumulators is restored, interrupts are enabled, and control is returned to the interrupted program.

## EXAMPLE THREE



## EXAMPLE THREE (Continued)



EXAMPLE THREE（Continued）

| STOFE： | STA | 0,020 | －STOFE CHARACTER JM RUFF |
| :---: | :---: | :---: | :---: |
|  | L．LiA | 3．CNTLE | ：CHECK FGF：EONTEOL F |
|  | SUB＊ | 3．0，5NF： |  |
|  | LIIA | O，RELL | FECHO CONTKOL E RY FJMGIMG FEELL |
|  | SK゙FPEZ | TTO | \％TTO REAACY？ |
|  | JMF＇ | －－ 1 | －NG，TEY AGAIN |
|  | mias | O，TTA | ；YES，ECHO CHARACTEF |
|  | LIA | 3，CFi | －IS CHARACTER A CAEFIAGF RETURN？ |
|  | SUE： | 3，0，SNF： |  |
|  | Jitip | CFET | ；YES，GO FROCESS JT |
|  | 192\％ | CHCNT | F NCI，IIFCFFMFNT CHCNT TG CHECK FOF I JNE GUEFFI［TW |
|  | JMF＇ | TTITS | \＃NO OUEFFL OW，GO IIISMJSS JNTEFERUFT |
|  | MOV | 3，0 | －ITNE JS FIILI， 1 OAII A CF：ANI |
|  | JMF＇ | STOFE | －VIMF BACK TO JNSERT IT INTO RLIFF |
| CEET： | L．Tia | O，LF | ；AIII LINE FEEII TO BLIFF |
|  | STA | 0.020 |  |
|  | SがF＇FZ | Tro | －WATT UNTJL TTO EEATY |
|  | JMF＇ | －-1 |  |
|  | IIOAS | 0.170 | \％GIUE LINF FFEII |
|  | LIIA | $0 . \operatorname{FCCNT}$ | \＃WATT IFF FUNCHING OF FREUJQUS I INE JS NOT TIONE |
|  | MOU* | $0,0,57 \mathrm{~F}$ |  |
|  | JMF | $-2$ |  |
|  | $L I A$ | $0,20$ | \＃CAL CUL ATE NUMRFF IFF CHARACTEFS IA BUFF |
|  | $L I A$ | $3, A R U F F$ |  |
|  | SUK | $3,0$ |  |
|  | STA | O，FCCNT | ：INITJALIZE FUNCH CHAFACTEF：COUNTEF |
|  | L．IA | $O, M A X$ | \＃REINITIALIZF CHARACTER RUFFER： |
|  | STA | 0，CHCNT | \％INJTIALIZE CHAFACTEF COUNTEF： |
|  | STA | $3,20$ | ；INITIAL IZE CHAFACTEF BUFFFF FOJNTEFS IN |
|  | STA | $3,21$ | ；AUTO－INCFEMENTJNG LOCATIONS 20 ANII $\mathrm{V}^{\prime}$ |
|  | SUE | 0,0 | ；FIRST FUIT OUT 8 FRAMES OF BL ANK LEAMFF |
|  | INTUS |  | ；MAKE SUFF THAT FUINCH STAFTEI ANI FLAG SET TOGETHFF |
|  | IUAS | O，F＇TF． | ；OUTFUT NULL CHAF：ACTEE |
|  | $\mathrm{I} 5 Z$ | FACTU | ；SET FLINCH ACTTUE FLAG |
|  | INTEN |  |  |
|  | STA | O，CCHAF | ；SAVE NUIL AS CUFFENT CHARACTEF： |
| TTIAS： | LIA | 0，TSAVC | ；TTJ JNTEFFRUFT［IJSMTSEAL |
|  | MOUZR | $0,0$ | \＃RESTOFE CAFFY AND SET UF RETUFN AIIFFESS |
|  | STA | $0, T S A \cup C$ |  |
|  | LIIA | $3, T 5 A \cup 3$ | ；FESTOFE AC．3 |
|  | L．IA | 0，TSAUM | FGET FFEYJOUS MASK゙ |
|  | DORC | O，CFU | MSKKO ANTI JNTIS |
|  | STA | $0, C M A S K$ | FFESTIFE MAEK SAUF I OL：ATJON |
|  | $L \operatorname{IIA}$ | $0, \text { TSAリO }$ | ；FESTOFE ACO |
|  | INTEN |  | －ENAFLE TNTEFFUFTS |
|  | JMF＇ | gTsavC | FEETUFN TO INTEFFUFTET FROGRAM |
| TSAVO： | 0 |  | TTTI SAUE AKEA：ACO |
| TSAV3： | 0 |  | ；AE3 |
| TSAVC： | 0 |  | PFETUFN AIITRESS ANII CARFY |
| TSAUM： | 0 |  | CURFENT MASK゙ |
| TMASK゙： | 3 |  | ；MASKS OUT TTJ ANTI TTO |
| C177： | 177 |  | GMASK゙ FQF IIELETJNG F＇AFTTY RYT |
| C．E： | 15 |  | ；CAFIRJAGE FETUFN |
| LF： | 12 |  | ；ITNE FEEII |
| CNTLF： | 22 |  | ；CONTFOL F |
| EELL： | 7 |  | ；TELETYFE BELL |
| ABUFF： | EUFF－1 |  | FALIFESS OF CHAFACTEF EUFFEF－－ 1 |
| MAX ： | 110 |  | FMAXIMUM OF 72 CHAFAC．TEFS 3 NFUT FEF LINE |
| CHCNT： | 110 |  | －CHAFIACTEF COLINTEF（COLINTS IIOWN FFOM MAX） |
| F＇CCNT： | 0 |  | FFINCH CHAFACTEF COUNTEF |
| FRCNT： | 10 |  | ；FUNCH FEFFAT COUNTER |
| NFFFT： | 10 |  | FNUMPEF OF TJMES TO FUNCH EACH CHAFAACTEF |
| CCHAF： | 0 |  | ；CUFFENT CHAFACTEF SAUE LOCATJCN |


| \％ | FAFEE | TAFEE FU | EEFUTCFF EDUT GNE |
| :---: | :---: | :---: | :---: |
| FTFSR： | LIA | O，SAUEO | ISAUE ACO ANM ACZ IN FTF SAUF AFEA |
|  | Sta | O，FSAVO |  |
|  | LIA | $0.5 A \cup 5$ |  |
|  | STA | O，F9AUS |  |
|  | L．IA | O CHASK | ；SAUE LUFEENT MASK |
|  | STA | O，FSAUM |  |
|  | SUE | 0.0 | ：CLEAE FINCH ACTIUF Flag |
|  | STA | O，FACTU |  |
|  | C．MA | 3，0 | －LOAII RETUEN AMMFESS INTO AEZ |
|  | LILA | 0，FMASK | －GET NEW MASK： |
|  | nobs | $0, C F \mathrm{C}$ | \＃MSERO ANTI INTEN |
|  | STA | O，CMASK | －UF－IATE CURFENT MASK SAUE |
|  | MOUL | 3，3 | ；APFENI CAERY TO LOW END OF RETURN ATIIFEESE |
|  | STA | 3，FCavC | \＃GAUE FETLEN ALIDFESS ANM CAFFY |
| GCHAR： | Lila | O，CCHAF | PGET CUEBENT CHAFACTEF |
|  | L．LIA | 3，CNTLE | ？JS JT CONTEOL F？ |
|  | SUE | O，3，SNF： | ＊（ACZ FECOMES O IF CHAEACTEF JS CONTEOL R） |
|  | JmiF | FTRTIR | ；YES，INFUT FEOM FEAITER |
|  | IIS2 | FFECNT | \＃NG，HFECEMENT FUNCH REFEAT COUNTER |
|  | JMF＇ | SAMEC | －GO FUNCH SAME CHAFACTEE AGAIN |
| CONTF： | LIIA | O，NFSFT | PREINITIALTGE FUNCH REFEAT COUNTEF |
|  | STA | $0, F \mathrm{FCNT}$ |  |
|  | LSZ | FCCCNT | －IFEEEMENT FUNOH CHAFAETEF COUINTEF |
|  | JmF | NEWC | ；GU FUNCH NFW CHAFACTER |
|  | NTOC | FTF | ；ALI IMNE，CLFAF FIINCH |
|  | Jive | FTFIS | ；GO IITSMISS JMTEFEUFT |
| NEWこ： | LIA | 0,021 | ；GET MEW CHAEACTEF |
|  | $\operatorname{sra}$ | O．CEHAF | ；UFIATE CUEFENT CHAEACTEE SAUE |
| SAMEC： | INTIS |  | \＃MAKE SURF FUNCH STAFTEI ANJ FLAG SET THGETHEE |
|  | ［ITAS | O，FTF＊ | \＃UUTEUT CHAFACTEF TO FUNCH |
|  | $I S Z$ | FACTU | －SET FINCH ACTIUE FIAG |
|  | INTEN |  |  |
|  | Jinfo | FPTFIS | －GQ［ISSMSSE INTEEEUFT |
| FTEDR： | I 52 | FBCNT | P 1 NCEEMENT EFALFE FLOCK COUNTER |
|  | L UA | O，FBCNT | －IS THJS THE：FIFST FTE RFQUEST？ |
|  | Anc：＊ | 3，0，52F | ；（SKIF IF ACO $=1$ ） |
|  | Jiff | CONTF： | ；MO，CONTINUF FUNCHING UITH NEXT CHAEACTER |
|  | J．NTLS |  | \＃MAKE SURE REAIEF STAFTFI ANU FLAG SET TMGETHEF |
|  | NIOS | FTF | \＃STAFT REALEF |
|  | ISZ | FACTU | ；SET FEALER ACTIUE FLAG |
|  | INTEN |  |  |
|  | LUA | O，AFLIF 2 | \＃JNYTIAL TYE SECONM CHAFACTEF FUFFEF |
|  | STA | 0.22 | －USE AllTG－JNCFEMENT LOLATJON $2 ?$ AS JNIEX |
|  | JMF | CONTF＇ | －CONTINUE FUNCHING WTTH NEXT CHAFACTEF： |
| FTFIS： | LIIA | 0，FGAUC： | \＃FTF JNTEFRFLFT IISMJSSAL |
|  | MOUZF | $0,0$ | ：FESTORE CARFY ANI SET UF FETUEN AITIRESS |
|  | STA | O，FSAUC： |  |
|  | LIM | 3，F＇SAVG | FEESTOFE ACZ |
|  | LIA | 0，FSAUM | －GET FFEUYOUS MASK |
|  | DOEC | O．CFU | ；MSK゙O ANII INTLIS |
|  | STA | O，CMASK゙ | FRESTORE FFEUJOUS MASE゙ SAUE |
|  | L．MA | O，FSAVO | －RESTOFE ACO |
|  | INTEN |  | －ENARLE JNTERFUFTS |
|  | Jimif | OFFSAUE． | －FETUFA TO JNTEFRLIFTES FROGFAM |
| FSAUO： | 0 |  | －FTF SAve areas aco |
| FSAU3： | 0 |  | ；AC3 |
| F＇SAVC： | 0 |  | ；RETUFN ALIIRESS ANA CAFEEY |
| FSAUM： | 0 |  | －CUFRENT MASK |
| FMASE゙： | 7 |  | ；MASKS GUT FTF，TTJ，ANII TTO |
| FECNT： | 0 |  | ；NUMEER OF HLOCKS LEFT TG FEATI FROM FTTE |





## EXAMPLE THREE (Continued)



* CHAFACTER EUFFERS
EUFF: - ELK゙ 112 "ALIDWFGR 7? CHABACTEFS + CR + LF

* INTERFUFT IISFFATCH TAFLE
IMITAK: SIH F DEUTCE COLIF 0
SIH
EIH
SIH
STH
SIH
SIH
SIH
TTISF ; HEVICE COME $10=$ TTJ
SIH
FTFSE $\quad$ GIFUICE COIE $12=$ FTE
FITFSF $\quad$ IEUICE COIEE $13=F \cdot T F$
SIH
SIH
SIH
SJH
STH
SIH
MTASF ; IEVTCF COLE $2 \boldsymbol{G}=\mathrm{MTA}$
SIH
SIH
SIH
SIH
STH
SIH
SIH
SIH
SIH
SIH
SIH
STH
SIH
SIH
SIH
SIH
SIH
SIH
SIH
SIH
SIH
SIH
SIH

EXAMPLE THREE (Continued)

| STH |  |
| :---: | :---: |
| SJ.H |  |
| SIH |  |
| SIH |  |
| SIH |  |
| SJH |  |
| STH |  |
| SIH |  |
| S]H |  |
| STH |  |
| SIH |  |
| SIH |  |
| SIH |  |
| SIH |  |
| STH |  |
| S]H |  |
| SIH |  |
| STH |  |
| SIH |  |
| SIH |  |
| SIH |  |
| SJH | ; IE UJCE Came 77 |

## EXAMPLE FOUR

Example Four performs the same functions as Example Three．The majority of the interrupt handling functions are accomplished using the VECTOR instruction（VCT）and the stack manipula－ tion instructions of the ECLIPSE line of computers． Stack context is changed from the（possible）user stack to a＂systems＂stack when a base level inter－ rupt occurs．Other nested interrupts do not
require a stack context change as the active stack is the systems stack．

Interrupt dismissal involves returning to a lower level service routine using the POP BLOCK in－ struction（POPB）after checking to determine the return is not to base level．If the return is to base level，the RESTORE instruction（RSTR）also effects a stack context change to reactivate the user stack．

EXAMPLE FOUR
FGF USE WITH THE ECLIFSE CUMFUTEF

|  | ．LuC 0 |  |
| :---: | :---: | :---: |
| 7 | KESERVET STORAGE LOGATIUNS－GANNUT HE RELOGATET |  |
|  | 0 | ；FC STOFEEI HEFE UN INTEFIRUF＇ |
| 1HA： | ］MANLI | F INTEFFUFT HANLLEE ALIDFESS |
| SCHA： | SYSEF | ；SYSTEM CALL HANILER AMIFESS（NGT USET HEFE） |
| FFHA： | SYEEF | ；FFOTECTIUN FAULI HANLLEF ALDFESS（NOT USET HEFE） |
| USF： | VSTK゙－ 1 | FALIAFESS UF TOF UF UECTOK STACK |
| CMASR： | 0 | ；CUFFENT MASK SAUE LUCAT I UR |
| USL．． | USTK゙－1＋USLEN | ；VECTOF STACR゙ LJM］T |
| USFHA： | SYSER | ：UECTUF STACK F AULI HANLLEFE AMIFESS |
| ； | AEGITEAFY FAGE ZEFO STUFAGE LUCATIUNS FOR IHJS EXAMFLLE |  |
| FiSTAII： | FETET | FAUTO－FESTAKT ALHEESS |
| SYSER： | HALTA 0 | \＃HIS EXAMFLE HOES NUT HANIUE SYSTEM CALLS＊ |
|  |  | ；FFOTECTJUN FAULTS，UF UECTUF STACK FAULTS |
| FAC： $10:$ | 0 | ；Funch aciaue flag |
| Factu： | 0 | ；EALIER ACTTUE Flag |
| MACTU： | 0 | ；Mat tafe act jue flag |
|  | －Lut 20 | ；AUTO－］NCFEMENI ING LUCATJUNS |
|  | BUFF－I． <br> HUFF－1 <br> FUFF2－1 | ；FTFST JNUEX JNTG FTFGT CHARAGTEF BUFFEFE －SECONL JNUEX INTG FIFST CHAFALTEF BUFFEF <br> G INIEX INTG SECOND CHAFACTEF BUFFEF |
|  |  |  |
|  |  |  |
|  | ． 100401 |  |
| \％ | UECTOF STACK |  |
| ； |  |  |
| \％ | LEF TNE THE UEC7CF STALK LENGIH |  |
|  | VELEN＝5＊644 |  |
|  |  | ；LEUFLS（TTJ，FlF，MTA，FIF，FFL）FLUS FUUM 10 <br> ；SAUE USEF STAUK FARAMETERS（LUCAIIUNS 4O－43） |
| いSTに， | －ELK USLEN＋13 | FFEGEFUE STALK AFEA（ALGOL 1J EXIFA WORIS IN ？CASE UF STACK OUEFFLOW） |
| ； | ＂MAIA＂FROGFAM |  |
| STAF＇I ： | 10FSY | CLEAE J／G IEVICES |
|  | Lum O，FiWlimu | ；FEWINL MAGE IAFE |
|  | IUAS OYMTA | 3 SET ACO 101. |
|  | SUEZL 0，0 |  |
|  | LOES O．CFU | ：MASN OUT TTU（EIT 15）ANU IUFN ON INTEFFRUFIS ：SAVE EUFFENT MASKE |
|  | STA 0，CMASK： |  |

## EXAMPLE FOUR (Continued)




EXAMPLE FOUR（Continued）

| CRET： | SKFE\％ | 7 TO |  |
| :---: | :---: | :---: | :---: |
|  | Jifi | ．-1. | －NO，TEY AGAld |
|  | LOAS | 0.170 | ；YES，fCHO CHARACTER |
|  | L．WA <br>  | $\begin{aligned} & 3, C \mathrm{E} \\ & 3,0, \mathrm{ENF} \end{aligned}$ | －IS LHARACTEF A CAFETAGE RETUEN？ |
|  | Jmip | CFET |  |
|  | 152 | GHCNT | ；NU：HECEEMENT GHCNT TO CHECK FUF LINE WUEFFLUW |
|  | JMF． | 17115 | ；NO UVEFFL．UW，GU U1SMISS JNTEFFGFI |
|  | muv | 3.0 |  |
|  | JMF | GTOFE | ；JUmF FACK 10 JNSEFT 1 T JNTO KUFF゙ |
|  | L1A | O，L．F | 9 AlH LIAKE FEM IO RUFF |
|  | ら丁禹 | 0.620 |  |
|  | SkFez | 110 | ；WAlt UNTTL 7 TO EEALYY |
|  | JmF＇ | －－ 1 ． |  |
|  | LIAC | 0.170 | GGUE LINE FEEM |
|  | L．I．A | O．FCCNT | \＃WATT 1F FUNCHING UF FEEVIUUS LINE 15 NUT IUNE |
|  | MOY\％ | 0，0，S2F |  |
|  | Jime | －－ 2 |  |
|  | L．LIA | 0，20 | －CALCUIATE NUMBEF UF CHARAGERS IN EUFF |
|  | L．IAA | S．ABUFF |  |
|  | SUR | 3.0 |  |
|  | STA | O，FCCNT | －JNJ T AL IZE FUNCH UHAKACTER CUUNTEF |
|  | LIAA | O，MAX | －FETMITIALIZF CHAFACTEF BLIFFEE： |
|  | STA | O，CHCNT |  |
|  | S1A | 3920 | －INITIALIZE CHAFACTER BUFFEF FUINTEFS JN |
|  | 51 A | 3.21 | －AUTO－1NGFEMENTING LUGAIIUNE 2O ANI 21 |
|  | SU1： | 0,0 | ；FIFST FUT UUT 8 fFames UF KL ANK LEALIEF |
|  | INTIS |  | BMAKE SUFE THAT FUNCH STAETEII AND PLAG SET TUGETHEFE |
|  | 110AS | O，F＇1F | gUUTFUT NULL CHABALTEF |
|  | 157 | F＊AC：TV | －SET FUNEH ACT TUE Plati |
|  | INTEN |  |  |
|  | STA | O，CLHAR |  |
| 71 I 115： | JMF： | ［4．+1 | \％GO IISM1．5S INTEFRUFI |
|  | 1115ms |  |  |
| 617\％ | $1 \% 7$ |  | GMASK FOF IELETING FAKITY FIT |
| CF： | 15 |  | －CAFFFTAGE RETUFN |
| L．．F： | 12 |  | GLINEFEEI |
| CNTLF： | 22 |  | GCONTFUL． F |
| HELL．．＊ | 7 |  | ；ELETYFE WELL． |
| AHUFF： | 13UFF－ 1. |  | ；ALIIFESS UF CHARACTEF EUFFEF ．．． 1 |
| Max： | 1． 1.0 |  | ；MAXIMUN UF 72 CHAFALTEFS JNFUT FEF LIINE |
| CHCNT： | 11.0 |  | －CHAFACTEF COUNTEF（COUATS UGUN FFUM MAX） |
| F•CCNT： | 0 |  | －FUNCH CHAFACTEF CUUNTEF |
| F－RCNT： | 10 |  | －FUNCH FEFEAT COUNTER |
| NFFF： | 10 |  | ；NUMBEF UF TIMES 10 FUNCH EACH CHAFACTEF |
| CCHAF： | 0 |  | ；CUFFENT CHAFACTEF SAUE LUCAT ICN |

## EXAMPLE FOUR (Continued)



EXAMPLE FOUR (Continued)



## EXAMPLE FOUR (Continued)


STH

## EXAMPLE FOUR (Continued)



# SECTION II TERMINALS 

- TELETYPES
- DGC DISPLAY 6012


## INTRODUCTION TO TERMINALS

A terminal is a device through which the computer and its operator can interact. It has two independent parts, a keyboard, and a display or printer. The operator sends information to the computer through the keyboard, and the computer responds to the operator through the display or printer.

Characters that are transmitted between the computer and the terminal are coded in ASCII* (see Appendix C) and transmitted asynchronously. Each character is transmitted serially bit by bit between the computer and the terminal over a communications channel, at rates ranging from 110 to 4800 bits per second or "baud".

Although the terminal is two separate devices, the manner in which the devices interact with one another and the computer depends on the communications channel linking them. If the channel consists of one line from the keyboard to the computer and
a second independent line from the computer to the printer or display, the two halves of the terminal can operate independently. This full use of the terminal is termed "full-duplex operation". If only one line connects the terminal to the computer, the keyboard and the computer must shate this line; thus only one of the two halves of the terminal can be operating at any one thate. Iths use of a single line channel is temed 'half-cuptes operation".

When a terminal operates in full-duplex, he coum puter must "echo" the information received from the keyboard if it wants that information $u$ Lu shown on the display or printer. However, when operating in half-duplex, the keyboard transmits the information to both the computer and the display or printer.

## TELETYPES

## SUMMARY

MNEMONIC (FIRST CONTROLLER)
INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . TTI
OUTPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . TTO
DEVICE CODE (FIRST CONTROLLER)
INPUT
$.10_{8}$
OUTPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $11_{8}$
MNEMONIC (SECOND CONTROLLER)
INPUT
TTI1
OUTPUT . . . . . . . . . . . . . . . . . . . . . . . . . TTO1
DEVICE CODE (SECOND CONTROLLER)
INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $50_{8}$
OUTPUT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . $5_{8}$
PRIORITY MASK BIT
INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
OUTPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
CHARACTERS/LINE . . . . . . . . . . . . . . . . . . . . . 72
LINES/INCH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DATA TRANSFER RATE
MAX (CHARACTERS/SEC)
33 AND 35 . . . . . . . . . . . . . . . . . . . . . . . . . . 10
37............ . . . . . . . . . . . . . . . . . . . . . . . . 15

## ACCUMULATOR FORMATS

READ CHARACTER BUFFER
(DIA)


LOAD CHARACTER BUFFER
(DOA)


## S, C AND P FUNCTIONS

C Set both Busy and Done to 0 and terminate all data transfers. If issued before transmission is complete, partial character codes are received.
P No effect.

## INTRODUCTION

The Teletype provides for two-way communications between the computer and the operator. The keyboard is the input device and the printer is the output device. All the exchanges of data between the keyboard and the computer and between the computer and the printer utilize a subset of the 128 -character alphanumeric ASCII code shown in Appendix C.

In addition to a keyboard and a printer, certain models of the Teletype terminal are equipped with a paper tape reader/punch combination. Such terminals are designated as Automatic Send/ Receive (ASR) terminals. Those which are not so equipped are designated as Keyboard Send/Receive (KSR) terminals.

Three distinct Teletype models are available from Data General Corporation: the model 33, the model 35 , and the model 37. Both the models 33 and 35 operate at a data transmission rate of 10 characters per second ( 110 baud) while the model 37 operates at 15 characters per second ( 150 baud).

All three terminals print up to 72 characters per line with 6 lines to an inch. Both the models 33 and 35 printers utilize $81 / 2$ inch wide paper while the model 37 requires $91 / 2$ inch wide paper. The 33 and 35 are upper-case only terminals while the model 37 is full upper-and lower-case. Other differences among the various models may be found in the Operator's Reference Manual (015-000034).

## INSTRUCTIONS

The following instructions and timing information are for the terminal when it is used in conjunction with a 4010 or 4077 controller.

The controller contains an 8-bit Input Buffer and an independent 8 -bit Output Buffer.

The controller's Busy and Done flags are controlled using two of the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Sets Busy to 1, Done to 0 and either reads a character into the Input Buffer or transfers the character in the Output Buffer to the printer or the punch.
$\mathrm{f}=\mathrm{C} \quad$ Sets Busy and Done to 0 , thus stopping all data transfer operations. A Clear command issued during a transfer will result in the partial reception of the code being transferred.
$f=P \quad$ No effect.

Since the terminal is actually two devices, both a Busy and Done flag are available for input operations and a separate set of Busy and Done flags are available for output operations.


## READ CHARACTER BUFFER

$\mathrm{DIA}<\underline{\underline{\mathrm{f}}}>\quad \mathrm{ac}, \mathrm{TTI}$


The contents of the Input Buffer are placed in bits $8-15$ of the specified AC. Bits $0-7$ of the specified AC are set to 0. After the data transfer, the controller's Input Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-7$ | --- | Reserved for future use. <br> 8 |
| Parity | Parity bit selected at the <br> terminal; even, odd or <br> none. |  |
| $9-15$ | Character | The 7-bit character or <br> command read from the <br> Input Buffer. |

## LOAD CHARACTER BUFFER

$\mathrm{DOA}<\mathrm{f}>\mathrm{ac}, \mathrm{TTO}$


Bits 9-15 of the specified AC are loaded into the controller's Output Buffer. After the data transfer, the controller's Output Busy and Output Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-7$ | ---- | Reserved for future use. <br> 8 |
| Parity | Even, odd or no parity for <br> the 7-bit code. |  |
| $9-15$ | Character | The 7-bit character or com- <br> mand transmitted to the Out- <br> put Buffer. |

NOTE: If a 4077 controller is used, the DOA instruction must be accompanied by $S$ (Start).

## PROGRAMMING

## Terminal

Since the terminal is actually two separate devices, input and output are discussed separately.

## Input

Neither full- nor half-duplex input operations have to be initialized by the program. Striking a key automatically transmits the corresponding character to the controller. After the character is assembled, the Input Busy flag is set to 0 , the Input Done flag is set to 1 and a program interrupt request is initiated.

The character can then be read by issuing a READ CHARACTER BUFFER instruction (DIA). The Input Done flag should then be set to 0 with either a Start or a Clear command. This allows the next character to initiate a program interrupt request when it is fully assembled.

## Output

A character is loaded into the Output Buffer of the controller by issuing a LOAD CHARACTER BUFFER instruction (DOA). The character can then be transmitted to the terminal by issuing a Start command. While the character is being transmitted, the Output Busy flag is set to 1. Upon completion of the transmission, the Output Busy flag is set to 0 and the Output Done flag is set to 1 , thus initiating a program interrupt request.

Each time a character is to be sent to the terminal, the Output Buffer must be reloaded with a LOAD CHARACTER BUFFER instruction. A sequence of LOAD CHARACTER BUFFER instructions together with Start commands is used to transmit a multicharacter message. The program must allow each character to be transmitted before transmitting the next character.

## Paper Tape

ASR Teletypes are equipped with a paper tape reader/punch. If the model is equipped with automatic reader control (TDT), the program may turn on the reader with the command DC2 and turn it off with the command DC3 (see Appendix C).

## Input

When the terminal is equipped with a paper tape reader, the data input operation is similar to reading codes sent from the keyboard. A Start command causes the next eight bit code on the paper tape to
be loaded into the Input Buffer. Issuing a READ CHARACTER BUFFER instruction will load the contents of the Input Buffer into the specified accumulator. The sequence of a Start command and a READ CHARACTER BUFFER instruction can be continued until the entire tape is read.

## Output

Output to the paper tape punch is accomplished the same way as output to the printer is done. The characters or commands output are punched on the paper tape as well as being printed on the Teletype output paper.

## TiMING

On both the model 33 and 35 , a character is available in the Input Buffer for 21.59 ms after Input Done is set to 1 before another character can overwrite the buffer. The corresponding time for the model 37 is 9.17 ms . The difference in time is due to the fact that both the model 33 and 35 transmit 10 characters/second while the 35 can transmit up to 15 characters/second. If the paper tape reader is in use, the program has 3.41 ms to issue another Start command to the reader after Input Done is set to 1 if the tape is to be kept in continuous motion.

NOTE: If a 4077 controller is used, the received data is double-buffered ( (holding register and receiver shifters), so the program has one full character time to remove the received character.

Output timing for the printer and the paper tape punch is the same on both the model 33 and 35. The program has 4.55 ms to transmit another character in order to continue printing or punching at the maximum rate. The time interval for the model 37 is 3.33 ms .

## ADDITIONAL NOTES

## Input

All models ignore the parity bit in the codes received for printable characters. Both the model 33 and the model 35 also ignore the parity bit in the command codes they receive, while the model 37 will not carry out the command if the parity bit is incorrect.

When the terminal is operating in full-duplex, the program must "echo" the characters if they are to be printed at the terminal.

Half-duplex operation requires a protocol to be set up between the computer and the terminal. The protocol should be formed to resolve any conflicts over the use of the transmission line.

## Output

When characters are sent to the models 33 and 35 , all lower case characters are printed as their upper case equivalents.

Half-duplex operation requires a protocol to be set up between the computer and the terminal. The protocol should be formed to resolve any conflicts over transmission line use.

Since the mechanical motion initiated by a Carriage Return may not be completed before the next character is ready to be printed, some programmers issue one or two NUL characters after a Carriage Return. If this is not done, the next printable character could be displaced from its correct position.

When the last character position on a line is printed, and no format control character is sent to the terminal, all succeeding characters will overprint the last character on the line until a format control character is issued. If the program issues a CARRIAGE RETURN which is not immediately preceded or followed by a LINE FEED command, the entire line will be overprinted.

## PROGRAMMING EXAMPLES

The following examples show how characters are passed among the computer, the teletype printer, the teletype keyboard, the teletype paper tape punch and the teletype paper tape reader. The first example reads a character from the Teletype keyboard, the second reads a character from the Teletype tape reader, the third prints a character on the Teletype printer and, if the punch on an ASR terminal is turned on, punches the character on the tape.

EXAMPLE 1
; FEATI A CHAFACTER FFOM KEYFOAED


EXAMPLE 2

* KEAI A CHARACTEF FFOM FAFEF TAFE FEADEF


EXAMPLE 3

| ; F'R | ANTI/OF | FIINCH A | CHAEACTEF |
| :---: | :---: | :---: | :---: |
| SKFEY | TTO | ; FFINTER | FEEE? |
|  | - - 1 | - NO, TEY | AGAJN |
| IIOAS | 1. TT0 | \#FFINT | HAEACTEF |

The subroutine shown in example 4 and called by a JUMP TO SUBROUTINE instruction (JSR to TTYRD, ) illustrates both reading and echoing characters on the Teletype, with Teletype interrupts disabled. It uses AC0 to store the character.

## EXAMPLE 4

SUBFOUTINE TO REAII ANTI ECHO TELETYFE CHARACTEFS, JNTEFRUFTS IITSAFLEII

| TTYKL: | SNFILN | TTI | ;HAS CHARACTEF | EEEN TYFETI? |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | JMF' | - -1 | ;NO, THEN WAIT |  |  |
|  | DIAC | O,TTI | ;YES, THEN FEAII | CHAFACTEF ANI | CLEAF IIONE |
|  | SKFFBZ | TTO | FIG TTO FEAIIY? |  |  |
|  | JMF | . -1 | \%NO, THEN WAIT |  |  |
|  | DOAS | 0, TTO | ;YES, THEN ECHO | CHAFACTEF |  |
|  | JMF' | 0,3 | ;FETUFN |  |  |

The teletype may also be programmed using the program interrupt facility. This technique may be useful in cases where a number of calculations may be performed in the time between Teletype characters. The routine shown in example 5 will read a line and echo it on the Teletype using the
interrupt priority structure. It will read characters into a buffer beginning at location 10008 . It is terminated by either a carriage return or line overflow. Line overflow is terminated by the value of MAXLL (maximum line length).

## EXAMPLE 5

; REAI A LINE USING INTEFFUFTS


## DGC DISPLAY <br> 6012

## INTRODUCTION

The DGC Display 6012 is two separate I/O devices; a console and an alphanumeric CRT display, shown below. The console comprises a standard 53station teletypewriter style keyboard, a supplementary 20 -station keyboard and two switches. The first switch has three positions labeled LOCAL, OFF and ON-LINE. The ON-LINE position connects the terminal to the computer. LOCAL, used primarily for testing the display, puts the terminal off line from the computer and connects the keyboard to the display. OFF removes power from the device. The second switch has three positions labeled BUFFERED, PAGE and ROLL. Each position of this switch selects the terminal's operational mode.


The display is a 12 -inch CRT with an active area of 6 by 9 inches, formatted into a twenty-four line by 80 character page. The characters that can be plotted on this screen are taken from the standard 64 character subset of ASCII, listed in Appendix C.

The terminal operates in three switch selectable modes called Page-buffered, Page and Roll. Pagebuffered mode allows an entire page of data to be entered into the terminal's memory, edited off line and then transmitted to the computer in part or in

whole. In this mode there are six commands for positioning the cursor, and ten additional commands for defining protected and blinking areas, setting tabs, clearing areas of memory, and transmitting characters from memory to the computer.

Page mode allows a file to be transmitted to the terminal and any desired changes made simultaneously to both the information in the terminal's memory, through the terminal hardware, and the corresponding characters stored in the computer's memory, by means of software. The commands are the same for these two modes; the only difference between them is that the keyboard in Pagebuffered mode is directly coupled to the display and is off line from the computer until a special transmit key is used, while the keyboard in Page mode is always on line.

Roll mode simulates a teletypewriter. In this mode there are five commands for positioning the cursor, and three additional commands for clearing areas of memory and transmitting data. All data is entered into memory locations which correspond to the bottom line of the display screen. A LINE FEED command causes all lines on the screen to move up one, the bottom line to become blank and the top line to be lost.

## INSTRUCTIONS

The following instructions and timing information are for the DGC Display 6012 when it is used in conjunction with a 4010 controller.

The 4010 controller contains an 8 -bit Input Buffer and an independent 8 -bit Output Buffer. Since the display is actually two devices, both a Busy and Done flag are available for input operations and a separate set of Busy and Done flags are available for output operations.

The display controller's Busy and Done flags are controlled using two of the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Sets Busy to 1 , Done to 0 and either reads a character into the Input Buffer or writes the character in the Output Buffer into the display's memory.
$\mathrm{f}=\mathrm{C} \quad$ Sets Busy and Done to 0 , thus stopping all data transfer operations. A Clear command issued in during a transfer will result in the partial reception of the code being transferred.
$\mathrm{f}=\mathrm{P} \quad$ No effect.

## READ CHARACTER BUFFER

DIA $<\underline{\underline{f}}>\underline{\underline{a c}}$, TTI


The contents of the Input Buffer are placed in bits $8-15$ of the specified AC. Bits $0-7$ of the specified $A C$ are set to 0 . After the data transfer, the controller's Input Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


LOAD CHARACTER BUFFER
$\mathrm{DOA}<\underline{\underline{\mathrm{f}}}>\underline{\underline{\mathrm{ac}}}, \mathrm{TTO}$


Bits 9-15 of the specified AC are loaded into the display's Output Buffer. After the data transfer, the controller's Output Busy and Output Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| $0-7$ | --- | Reserved for future use <br> (always 0). |
| 8 | Parity | Even, odd or no parity for <br> the 7-bit code. Ignored by <br> the display. |
| $9-15$ | Character | The 7-bit character or com- <br> mand transmitted to the <br> Output Buffer. |

The control characters for the DGC Display 6012 are described in the following format:

## NAME-CODE (LOCATION) D and/or ND

## Functional Description

| NAME: | Command Name |
| :--- | :--- |
| CODE: | Octal command code |
| LOCATION: | Keyboard location |
| D | Destructive to some information <br> on the screen |
| ND | Non-destructive to information on <br> the screen |
| FUNCTION: | Effect of the command |

## START PROTECT-36 (CTRL SH N) D

In Page-buffered and Page modes, START PROTECT is displayed as a space and is the delimiter of the beginning of a protected region. The end of the protected region is delimited by the first TAB STOP/END PROTECT character encountered, scanning from left to right and downward on the screen from the START PROTECT character. If any command moves the cursor into a protected region, the cursor will move to the first character position following the TAB STOP/END PROTECT character for that region.

Note that every START PROTECT character should have a companion TAB STOP/END PROTECT character between it and the end of the page or the entire protection mechanism is disabled in the terminal, and all START PROTECT and TAB STOP/ END PROTECT characters are displayed as spaces.

In Roll mode, START PROTECT has no effect.

In Page-buffered and Page modes, TAB STOP, END PROTECT is displayed as a space and does one of two things; it is either a tab stop or it is the delimiter of the end of a protected region or both. If it is a tab stop, when a TAB command is issued the cursor moves to the first character position following the first unprotected TAB STOP/END PROTECT character encountered on the screen, scanning from left to right and downward on the page from the cursor position. If it is a delimiter of the end of a protected region, then the beginning of that region must be delimited by a START PROTECT character. If any command moves the cursor into a protected region, the cursor will move to the first character position following the TAB STOP/END PROTECT character for that region.

In Roll mode, TAB STOP/END PROTECT has no effect.

## HOME-10 (CTRL H) or (HOME) ND

In Page-buffered and Page modes, HOME moves the cursor to the first position in the top line on the screen. If this position is in a protected region, HOME will move the cursor to the first position following the end protect character for that region. If issued from the processor, HOME will terminate a transmission initiated by a TRANSMIT BUFFER command.

In Roll mode, HOME moves the cursor to the first position in the bottom line of the display screen. If issued from the processor, HOME will terminate a transmission initiated by a TRANSMIT BUFFER command.

## CARRIAGE RETURN-15 (CTRL M) ND

In Page-buffered and Page modes, CARRIAGE RETURN moves the cursor to the first character position of the line the cursor occupies. If the first position of the line is in a protected region, the cursor will move to the first position following the TAB STOP/END PROTECT character for that region.

In Roll mode, CARRIAGE RETURN moves the cursor to the first character position in the bottom line.

## LINE FEED-12 (CTRL J) or ( $\downarrow$ ) $D / N D$

In Page -buffered and Page modes, LINE FEED moves the cursor down the screen one line. When the cursor is in the bottom line, LINE FEED has no effect. If a LINE FEED moves the cursor into a protected region, the cursor will move to the first character position following the TAB STOP/ END PROTECT character for that region.

In Roll mode, LINE FEED moves all the lines of data on the display screen up one line. The top line of the display screen is lost and the bottom line becomes blank. The cursor remains in its current position in the bottom line.

## TAB-11 (CTRL I) or TAB ND

In Page-buffered and Page modes, TAB moves the cursor to the position following the TAB STOP/ END PROTECT character encountered on the screen, scanning from left to right and downward on the screen. If no TAB STOP/END PROTECT character is found on the screen between the cursor position and the end of the page, the cursor moves to the first character position in the top line. If this position is in a protected region, TAB moves the cursor to the first position following the TAB STOP/END PROTECT character for that region.

In Roll mode, TAB has no effect.

## CURSOR UP-17 (CTRL 0) or ( 4 ) ND

In Page-buffered and Page modes, CURSOR UP moves the cursor up one line. When the cursor is in the top line of the display screen, CURSOR UP has no effect. If the command CURSOR UP moves the cursor into a protected region, the cursor will move to the first character position following the TAB STOP/END PROTECT character for that region.

In Roll mode, CURSOR UP has no effect.

## CURSOR RIGHT-30 (CTRL X) or $(\rightarrow$ ) ND

In Page-buffered and Page modes, CURSOR RIGHT moves the cursor one character position to the right. When the cursor is in the last character position of the line, the cursor will move to the first character position in the next line down the page. When the cursor is in the last character position of the bottom line, CURSOR RIGHT has no effect. If the command CURSOR RIGHT moves the cursor into a protected region, the cursor will move to the first position following the TAB STOP, END PROTECT character for that region.

In Roll mode, CURSOR RIGHT moves the cursor one character position to the right. When the cursor is in the last character position of the bottom line, CURSOR RIGHT has no effect.

## CURSOR LEFT-31 (CTRL Y) or $(\leftarrow)$ ND

In Page-buffered and Page modes, CURSOR LEFT moves the cursor one character position to the left. When the cursor is in the first character position of a line, the cursor will move to the last character position on the line above it. When the cursor is in the first character position of the top line, CURSOR LEFT has no effect. If the command CURSOR LEFT moves the cursor into a protected region, the cursor moves to the first position following the TAB STOP/END PROTECT character for that region.

In Roll mode, CURSOR LEFT moves the cursor one character position to the left. When the cursor is in the first character position of the bottom line, CURSOR LEFT has no effect.

## CLEAR TO END OF LINE-13 (CTRL K) or (CLEAR EOL) <br> D

In Page-buffered and Page modes, CLEAR TO END OF LINE erases all unprotected data from the cursor position to the end of the line, inclusive. The cursor does not change position.

In Roll mode, CLEAR TO END OF LINE erases all data from the cursor position to the end of the line, inclusive. The cursor does not change position.

In Page-buffered and Page modes, CLEAR SCREEN erases all unprotected data on the display screen. The cursor moves to the first character position of the top line. If the first position of the top line is in a protected region, CLEAR SCREEN moves the cursor to the first position following the TAB STOP/END PROTECT character for that region.

In Roll mode, CLEAR SCREEN erases all data on the screen and moves the cursor to the first character position of the bottom line. Data cannot be protected in Roll mode.

## FORCE ERASE-34 (CTRL SH L) D

In Page-buffered and Page mode, FORCE ERASE erases all data on the screen, including all protected areas. The cursor moves to the first character position in the first line.

In Roll mode, FORCE ERASE has no effect.

## BLINK-37 (CTRL SH O) D

In Page-buffered and Page modes, BLINK causes any character, or characters, between two BLINK characters to flicker on the display screen. If a single BLINK character is entered on the page, all characters from that position to the end of the page will flicker. BLINK characters are displayed as spaces and are transmitted as underscores. The cursor moves one character position to the right. In Roll mode, BLINK has no effect.

## TRANSMIT BUFFER-16 (CTRL N) ND

In all modes, TRANSMIT BUFFER sends to the processor the contents of the terminal's memory, character by character, from the cursor position to the end of the page. Any protected regions encountered will not be transmitted. The data on the display screen will not be disturbed. TRANSMIT BUFFER moves the cursor to the last character position of the last line. If this position is protected, the cursor moves to the first unprotected position on the page. Transmission can be halted at any point by having the program issue a HOME command.

ND

XMIT allows the operator to transmit a message to the processor while the terminal is in Pagebuffered mode. The message is sent by holding down the XMIT key while typing characters on the keyboard. If the terminal is operating in fullduplex and the program does not echo the characters back to the terminal, the data on the display screen remains undisturbed. If the terminal is operating in half-duplex or if the program echoes characters, then the message entered will overwrite data on the display screen.

In Page and Roll modes, XMIT has no effect.

## BREAK ND

In all modes, while BREAK is depressed, the terminal's transmitter is disabled so that no char acters are transmitted from either the keyboard or the memory.

## REPEAT ND

The REPEAT key provides the continuous transmission of any code as long as both the REPEAT key and the code's corresponding key(s) are held down together.

## SHIFT and CTRL ND

The SHIFT and CTRL keys produce commands or alphanumeric codes when they are depressed together with other keys.

ESC-33 (ESC) (CTRL SHIFT K) ND
In Page and Roll modes, ESC sends code 33, a protocol character. ESC does not work together with REPEAT.

In Page-buffered mode, ESC can be used with the XMIT key.

## CTRL RESET D

CTRL RESET clears the entire display memory, initializes the control, and places the cursor in the first position of the bottom line.

## PROGRAMMING

TIMING

Since the terminal is actually two separate devices, input and output are discussed separately.

## Input

Neither full- nor half-duplex input operations have to be initialized by the program. Striking a key in either Page or Roll modes automatically transmits the corresponding character to the controller. After the character is assembled, the Input Busy flag is set to 0 , the Input Done flag is set to 1 and a program interrupt request is initiated.

The character can then be read by issuing a READ CHARACTER BUFFER instruction (DIA). The Input Done flag should then be set to 0 with either a Start or a Clear command. This allows the next character to initiate a program interrupt request when it is fully assembled.

The TRANSMIT BUFFER command transmits the contents of the terminal's memory character by character to the controller.

## Output

A character is loaded into the Output Buffer of the controller by issuing a LOAD CHARACTER BUFFER instruction (DOA). The character can then be transmitted to the terminal by issuing a Start command. While the character is being transmitted, the Output Busy flag is set to 1. Upon completion of the transmission, the Output Busy flag is set to 0 and the Output Done flag is set to 1 , thus initiating a program interrupt request.

Each time a character is to be sent to the terminal, the Output Buffer must be reloaded with a LOAD CHARACTER BUFFER instruction. A sequence of LOAD CHARACTER BUFFER instructions together with Start commands is used to transmit a multicharacter message. The program must allow each character to be transmitted before transmitting the next character.

## Input Timing

After the Input Done flag is set to 1 , and before another key strike can destroy the character in the Input Buffer, the character is available for a READ CHARACTER BUFFER instruction for a time interval determined by the baud rate.

| Maximum Allowable <br> Programmed I/O Latency <br> $(\mathrm{ms})$ | Baud Rate |
| :---: | :---: |
| 21.59 | 110 |
| 15.84 | 150 |
| 7.92 | 300 |
| 3.95 | 600 |
| 1.97 | 1200 |
| 1.31 | 1800 |
| .98 | 2400 |
| .65 | 3600 |
| .49 | 4800 |

## Output Timing

After the Output Done flag is set to 1 , the program should provide another character within a time limit determined by the baud rate to keep the transmission line operating at its maximum rate.

| Time Limit <br> $(\mathrm{ms})$ | Baud Rate |
| :---: | :---: |
| 9.15 | 110 |
| 6.64 | 150 |
| 3.32 | 300 |
| 1.66 | 600 |
| .83 | 1200 |
| .55 | 1800 |
| .42 | 2400 |
| .27 | 3600 |
| .21 | 4800 |

## ADDITIONAL NOTES

The command TRANSMIT BUFFER, which is designed to be used primarily in Page-buffered mode, can also be issued when the display is in Page or Roll modes.

## Input

The codes received from the terminal can be selected, at the terminal, to be $5,6,7$, or 8 bits long with even, odd, or no parity bit. The programmer should determine the code structure used in the terminal and make sure that the controller is compatible.

When the terminal is operating in full-duplex, the program must "echo" the characters if they are to affect the display screen.

Half-duplex operation requires a protocol to be set up between the computer and the terminal. The protocol should be formed to resolve any conflicts over the use of the transmission line.

## Output

The codes received by the terminal can be selected, at the terminal, to be $5,6,7$, or 8 bits long. The parity bit is ignored in all codes received by the terminal.

When characters are sent to the terminal, all lower case characters are displayed as their uppercase equivalents.

Half-duplex operation requires a protocol to be set up between the computer and the terminal. The protocol should be formed to resolve any conflicts over transmission line use.

When operating in either Page-buffered or Page mode, characters will automatically continue to the next line when the end of the current line is reached. When the last line on the page is filled, any other characters received will overwrite the last character on the last line. When operating in Roll mode, the last character in the bottom line will be overwritten by subsequent characters. In order to avoid overwriting any line, both a CARRIAGE RETURN and a LINE FEED command should be issued.

## SECTION III

## HARD COPY

PAPER TAPE READER- PAPER TAPE PUNCH- CARD READERS- DASHER LP2 PRINTER
4034 SERIES PRINTERS- COMMERCIAL I/O SUBSYSTEMMODELS 4215-19, 4244-45
INCREMENTAL PLOTTERS

## INTRODUCTION TO HARD COPY PERIPHERALS

Hard copy peripherals are devices through which data is transferred into and out of the computer system. Data is entered into the system through input devices which read or sense coded data from paper tape or cards, and transferred out of the system to output devices which record the data on paper tape, line printer paper, or plotting paper.

Paper tape can be used as either an input or an output medium. The medium is a long strip of $1 / 2^{\prime \prime}$ wide paper or mylar tape. A series of holes located across the width of the tape represent a frame of information. Each frame contains eight bits. The information on the tape may be entered into the computer system through either a high speed paper tape reader or through a Teletype equipped with a paper tape reader. The maximum transfer rate for a high speed reader is 400 frames/ second while the input rate from an ASR Teletype is either 10 or 15 frames/second, depending on the particular model used.

Information may be transferred out of the system to either a high speed paper tape punch or to a Teletype equipped with a paper tape punch. The maximum transfer rate to a high speed punch is 63.3 frames /second while the rate to an ASR Teletype is either 10 or 15 frames/second, depending on the particular model used.

Cards for input may be of two types: industry standard 12 -row 80 -column punched cards or $12-$
row variable-format mark-sense cards. A series of 12 locations across the width of a card represents a column of information which is coded as holes in the appropriate locations on a punched card or as pencil marks in the appropriate locations on mark sense cards. The information transfer rate depends on the particular model of the card reader used and the format of the card. The range is from 150 to 1000 cards/minute.

Line printers provide high speed hard copy output for alphanumeric information. The paper is generally sprocket-fed, fan-fold and of widths ranging from 4 to $197 / 8$ inches. Alphanumeric information is sent to a line printer in either 64 or 96 character subsets of ASCII code. Depending on the particular model used, information can be transferred at a rate of up to 900136 -character lines/minute.

Graphical output in the form of charts and drawings is provided by the incremental plotters. Several variations allow plotting on either a single sheet, a roll, or a fanfold stack of paper. All plotters allow the selection of 8 possible line segments which can be generated in each incremental step. The length of the basic step size may be specified upon ordering to be either metric (. $05-.25 \mathrm{~mm}$ ) or english (. $002-.010$ inch). Depending on the model used, the plotter draws at either 200 or 300 steps/ second.

## PAPER TAPE READER

## INTRODUCTION

Paper tape readers provide data input from standard fanfold eight-channel paper or mylar tapes at speeds of up to 300 or 400 frames/second (4011B and 6013 readers, respectively). The reader consists of a supply bin, a read station, and a receiving bin. Tape is moved from the supply bin through the read station, where each frame is read, to the receiving bin where it may be removed.


The tape format is shown below. The eight channels across the width of the tape comprise a frame. The sprocket hole is used as a timing strobe for each frame as it enters the read station. Both the code structure used for data and the interpretation of the input is determined by conventions decided upon by the programmer. Conventional ASCII paper tape code may be found in Appendix C.



The tape reader is driven by a controller which contains an eight-bit Frame Buffer. If a hole is punched in a channel of a frame on a tape, a 1 will be loaded into the data bit corresponding to that channel when the frame is loaded into the Frame Buffer. The sprocket hole is not loaded into the Frame Buffer, but signals the controller when a frame enters the read station.

One I/O instruction is used to program the tape reader. This instruction loads the contents of the Frame Buffer into an accumulator.

The tape reader controller's Busy and Done flags are controlled by the flag commands as follows:


The contents of the Frame Buffer are loaded into bits $8-15$ of the specified AC. Bits $0-7$ are set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


## PROGRAMMING

Once the operator has loaded the tape into the reader and placed the reader on line, the program may read the tape. A Start command (NIOS) issued to the reader will load the Frame Buffer with the contents of the next frame on the tape. While the buffer is being loaded, the Busy flag is 1 , and the Done flag is 0 . When the buffer has been loaded, the Busy flag is set to 0 , and the Done flag is set to 1 , thus initiating a program interrupt request. The program may then read the contents of the buffer by issuing a READ FRAME instruction (DIA). The READ FRAME instruction loads the contents of the Frame Buffer into the specified accumulator. The program may continue reading frames by issuing a series of Start commands and READ FRAME instructions.

## TIMING

The paper tape reader is capable of reading at speeds of up to 300 (4011B) or 400 (6013) frames per second. When operating at this speed, the reader takes 2.5 milliseconds to fill the Frame Buffer with the next frame on the tape. In order to keep the tape in continuous motion, the program must retrieve the data, and set Busy to 1 within 100 microseconds after the Done flag is set to 1 . Waiting longer than this time forces the reader to stop and restart the tape. The programmer should not attempt to operate the reader in this manner at speeds in excess of 150 frames per second. Faster stop/start rates produce chatter and may lead to unreliable reader operation.

## ADDITIONAL NOTE

Usually, the tape has a leader which is composed on a series of null frames. Since the contents of the Frame Buffer are indeterminate when the computer is first turned on, the frames on the leader may be used to set the contents of the Frame Buffer to 0 . The leader may be ignored by checking each frame, as it is read into the buffer, for nonzero contents. Processing of the information field may begin when the program finds a non-zero frame. The program usually recognizes the end of the information field on the tape by some predetermined contents of a frame or group of frames which signify the end of tape. A second method for determing the end of tape is by counting the total number of frames in the information field on the tape.

## PROGRAMMING EXAMPLES

To program the paper tape reader, all that is required are four instructions. An example of this, inserted in a program would be the following:


But many times, more than one character may need to be read, and four simple instructions are not enough. In addition, there may be a leader (a number of blank frames at the beginning of the tape) which the programmer may want to ignore. The following subroutine reads a specified number of frames, ignoring the leader, and stores them, sequentially, starting at the address contained in AC2. When the subroutine is called, AC1 contains the number of characters to be read. Upon return to the main program, AC0 is untouched, AC1 contains the starting address of the data storage, and AC2 contains an address which is one more than the final address of the data. The subroutine is called with a JUMP TO SUBROUTINE instruction (JSR).

For example, to read 608 frames and store them sequentially, starting at location 4120 , give:


This will call the following routine:


Both of these examples are inefficient because they must wait in a loop during the 2.5 milliseconds it takes to complete loading in the Frame Buffer. If there are other devices that could be serviced while waiting, or calculations that could be performed, and interrupt service routine may be useful. An example of a paper tape reader service routine in an interrupt handler can be found in example three in Part 1 of this manual.

## PAPER TAPE PUNCH

## INTRODUCTION

The paper tape punch provides data output to stand-ard-fanfold eight-channel paper or mylar tapes. The punch consists of a supply bin, a punch station, and a take-up bin. Tape is moved from the supply bin to the punch station, where it is punched, and then to the storage bin where it may be removed. The punch can operate at speeds of up to 63.3 frames per second. Some punches are equipped with a program controlled ON/OFF switch.


The format of the tape is shown below. The eight channels across the width of the tape comprise a frame. The sprocket hole is punched to allow the tape to be read by standard paper tape readers. Both the code structure and interpretation of the input is determined by conventions decided upon the programmer. Conventional ASCII paper tape code is listed in Appendix C.

SUMMARY
MNEMONIC (FIRST CONTROLLER) ..... PTP
DEVICE CODE (FIRST CONTROLLER) ..... 138
MNEMONIC (SECOND CONTROLLER) ..... PTP1 DEVICE CODE (SECOND CONTROLLER). ..... 538
PRIORITY MASK BIT ..... 13
BITS/FRAME ..... 8
FRAMES/INCH ..... 10
MAXIMUM TAPE LENGTH IN STORAGE HOPPER (FEET) ..... 300
MAXIMUM DATA TRANSFER RATE (FRAMES/SECOND) ..... 63.3
ACCUMULATOR FORMAT
LOAD FRAME BUFFER ..... (DOA)


S Set the Busy flag to 1 , the Done flag to 0,
punch the character in the Frame Buffer
and advance the tape 1 frame.

C Set the Busy and Done flags to 0 without
affecting the contents of the Frame Buffer.

P No effect.

## INSTRUCTIONS

The tape punch is driven by a controller containing an eight-bit Frame Buffer. If a hole is to be punched in a channel of a frame on the tape, a 1 should be loaded into the Frame Buffer position corresponding to that channel when the buffer is loaded. The sprocket hole is not loaded into the Frame Buffer, but is punched automatically.

One I/O instruction is used to program the paper tape punch. This instruction loads the contents of an accumulator into the Frame Buffer of the controller.

The paper tape punch controller's Busy and Done flags are set according to the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Set the Busy flag to 1 , the Done flag to 0 , and punch the contents of the Frame Buffer on the tape. If the automatic ON/OFF option is installed, and the power switch is off, a Start command also turns on the punch. It will not affect the contents of the Frame Buffer.
$\mathrm{f}=\mathrm{C} \quad$ Set both the Busy and Done flags to 0 without affecting the contents of the Frame Buffer.
$f=P \quad$ No effect.

## LOAD FRAME BUFFER

$\mathrm{DOA}<\mathrm{f}>$ ac, PT P


Bits 8-15 of the specified AC are loaded into the Frame Buffer. Bits 0-7 are ignored. After the data transfer, the punch controller's Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :---: | :---: |
| 0-7 | ---- | Reserved for future use. |
| 8 | channel 8 | $)$ |
| 9 | channel 7 |  |
| 10 | channel 6 |  |
| 11 | channel 5 | A 1 is placed in the bit |
| 12 | channel 4 | position(s) corresponding to the tape channel(s) in |
| 13 | channel 3 | which a hole is to be punched. |
| 14 | channel 2 |  |
| 15 | channel 1 |  |

## PROGRAMMING

Once the operator has loaded tape into the punch, and placed the punch on-line, the program may punch the tape. Since the contents of the Frame Buffer are indeterminate when the computer is first turned on, the program should load the Frame Buffer using a LOAD FRAME BUFFER instruction (DOA), before issuing a Start command. Once the FRAME BUFFER has been loaded, a Start command should be issued to punch the frame. A Start command sets the Busy flag to 1 , the Done flag to 0 , and then punches the contents of the Frame Buffer. Once the frame has been punched, the tape is advanced, the Busy flag is set to 0 , and the Done flag is set to 1 , thus initiating a program interrupt request. To continue punching data, a series of LOAD FRAME BUFFER instructions and Start commands should be issued.

## TIMING

The paper tape punch operates on a mechanically determined cycle time of 15.8 ms and is capable of punching up to 63.3 frames $/$ second. The first Start command issued will take effect at the point 11.3 ms after the cycle has started. If the cycle has already passed this point, the punch will wait until the next cycle. Once the punch has been started, the Done flag will be set to 1 at the beginning of the next cycle, thus initiating a program interrupt request. In order to operate at the maximum speed, the program must issue another Start command within 11.3 ms after the Done flag has been set to 1 , otherwise, the punch must wait another cycle.

The program controlled ON/OFF option requires approximately a 1 -second delay before punching may begin. If the Busy flag remains 0 for more than 5 seconds, the punch will be turned off automatically.

## ADDITIONAL NOTES

To make loading the reader and unloading the punch easier, tapes are usually punched with leaders and trailers made up of a series of blank frames. In order to do this, the Frame Buffer should be loaded with all zeroes, and a series of Start commands issued. A Start command does not destroy the contents of the Frame Buffer, so a series of Start commands may be used to repeat any character.

Many times a predetermined frame of group of frames is also punched with the leader or trailer to signify the length of the record, or the end of data, for the program reading it later.

If the punch runs out of tape, the punching operation continues and no indication is given to the program. Therefore, the operator should verify
that sufficient tape is present for the data he intends to punch．

The standard punch must be left on all the time that it might be used as it otherwise will not respond to the program．With the automatic power ON／OFF option，the punch can be left off． Then if the Busy flag is set to 1 when the motor is off，punching is automatically delayed about 1 second while the motor gets up to speed．It can be assumed that the motor will remain on through－ out any normal punching run，but if the Busy flag remains 0 for more than 5 seconds，the motor is turned off．

## PROGRAMMING EXAMPLES

In order to punch a frame on paper tape，only three instructions are required．An example of punch－ ing a frame during a program would be：

| SKPBZ | PTP |
| :--- | :--- |
| JMP | $-\mathbf{- 1}$ |
| DOAS | 1, PTP |

It is often necessary to punch a block of frames． A subroutine to do this，including the punching of leaders and trailers would be similar to the follow－ ing program．Upon calling the subroutine，AC1 contains the number of frames to be punched and AC2 contains the starting location where the data is stored sequentially，one character per word． Upon return to the main program，AC2 will con－ tain an address one greater than the address of the last frame punched．For example，to punch 408 frames，stored sequentially，starting at loca－ tion 1000，the following series of instructions may be used：

| $\cdot$ |  |  |
| :--- | :--- | :--- |
| $\cdot$ |  |  |
| LDA | 1, | FORTY |
| LDA | 2, | ADDR |
| JSR | PUNCH |  |
| $\cdot$ |  |  |
| FORTY： | 40 |  |
| FDDR ： | 1000 |  |

These instructions would call the following sub－ routine：

| ； | FAFEF | TAFE PUNCH | OUTFUT SURFOUTINE |  |
| :---: | :---: | :---: | :---: | :---: |
| FUNCH： | STA | 3，RET | ；SAVE FETURN ALIIRESS |  |
|  | JSK | LEALIEF | ；FUNCH LEALIER |  |
|  | NEG | 1．1 | ；NEGATE COUNTEF |  |
| LOQF： | LIMA | 3，0，2 | －loair inata |  |
|  | SK゙F゙BZ | F＇TF． | ；FTF FEALIY？ |  |
|  | JMiF＇ | －－ 1 | \＃NO |  |
|  | IIOAS | 3，FTF | ；YES，FUNCH FRAME |  |
|  | INC | 2,2 | INCFEMENT FOINTEF |  |
|  | INC | 1，1，5ZF | ；INCREMENT COUNTEF，EKIF IF | TERO |
|  | JMf： | LOOF | ；FUNCH AGAIN |  |
| OUT： | JSF | LEALIER | ；FRINT TFAILER |  |
|  | NTOC | FTF： | ；CLEAF：FIINCH |  |
|  | JMF | QRET | －GET OUT |  |
| ； <br> LEADEF： | FUNCH | SERIES OF | BLANK FRAMES |  |
|  | STA <br> I IIA | $\begin{aligned} & 3,5 A \cup B \\ & 3, C N T \end{aligned}$ | ；LOAII COUNTEF FOF RLANK゙S |  |
|  | STA | 3，CNTR | ；STORE IT FOF USE |  |
|  | SUR | 3，3 | ；7EFO AC3 |  |
|  | SKFFR | FTF | ；REALY： |  |
|  | JMF | ．－1 | ；NO，THEN WAIT |  |
|  | IIOAS | 3．FTF： | ；OUTFUT NULL CHAFACTEF |  |
|  | USZ | CNTF： | ；LECFEMENT COUNTER |  |
|  | JMF＇ | ．-4 | ；LOOF RACK |  |
|  | JMF | CSAU3 | ；EETUFN |  |
| ； | STORAGE |  |  |  |
| FET ： | 0 |  |  |  |
| SAU3： | 0 |  |  |  |
| CNT： | 240 | ； 16 INCHES WCFTH OF FRAMES |  |  |
| CMTR： | 0 |  |  |  |

Both of these programs must wait in loops for the entire cycle time of the punch．In many cases，an interrupt driven paper tape punch might be desirable． An example of an interrupt driven punch may be found in the examples in part 1 of this manual．

## CARD READERS

## INTRODUCTION

Card readers provide data input from standard 12 -row cards at rates up to $150-1000$ cards per minute. There are two types of card readers available, one which reads standard 80 -column punched cards, the other which reads optically sensed mark cards and punched cards in various 12 -row formats. This second type of reader is also capable of reading inter-mixed card types, one card type at a time. The following table lists various specifications of the card readers sold by Data General Corporation.

| DGC <br> MODEL <br> NUMBER | CARD <br> TYPE | DATA <br> TRANSFER <br> RATE <br> (CARDS/MIN) | CARD <br> CYCLE <br> TIME <br> (ms) | TIME <br> BETWEEN <br> CHARACTERS <br> (ms) |
| :---: | :--- | :---: | :---: | :---: |
| 4016 C | Punch | 150 | 400 | 2.01 |
| 4016 D | Punch | 285 | 200 | 2.0 |
| 4016 E | Punch | 400 | 150 | .87 |
| 4016 F | Punch | 600 | 100 | .87 |
| 4016 G | Punch | 1000 | 60 | .48 |
| 4016 H | Mark | 150 | 400 | $161^{*}$ |
| 4016 I | Sense <br> Mark <br> Sense | 285 | 210 | $161^{*}$ |
| 4016 J | Mark <br> Sense <br> Mark | 600 | 150 | $69^{*}$ |
| Sense <br> Mark <br> Sense | 1000 | 100 | $69^{*}$ |  |

*Divide this number by the number of columns/card to
obtain intercharacter times.

## SUMMARY



## ACCUMULATOR FORMATS

READ COLUMN . . . . . . . . . . . . . . . . . . . . . . . . (DIA)

| 1 6 | ROW 12 | ROW | ROW 0 | ROW 1 | ROW 2 | R0w | ROW 4 | R0W 5 | ROW | ROW 7 | R0W | R0W 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | $\mathrm{HE} / \mathrm{SF}$ | PICK | ERROR | READY |  |
| 0123 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

S Set the Busy flag to 1 , the Done flag to 0, and pick the next card.
C Set both the Busy and Done flags to 0 .
P Set the Done flag to 0 without affecting the Busy flag.

The reader is comprised of a card supply hopper, a read station, and a card stacker. A card is selected from the hopper by a mechanical pick, and is moved into the read station. Here it is read, one column at a time. Once the card has been read, it is moved to the card stacker where it may be stored temporarily, before being removed.


The formats of the cards are shown below. The twelve rows across the width of the card comprise a column. Cards are either standard 80 -column, punched or variable format mark sense cards. Both the code structure used and the interpretation of data is determined by the programmer. The conventional Hollerith punched code is listed in Appendix C.


## INSTRUCTIONS

The card reader is driven by a controller which contains a 12-bit Data Register and a 5-bit Status Register.

Two I/O instructions are used to program the card reader; the first reads a column on the card, and the second allows the program to determine, in detail, the status of the card reader.

The card reader controller's Busy and Done flags are set according to the three device flag commands as follows:
$\mathrm{f}=\mathrm{S}$ Set the Busy flag to 1 , the Done flag to 0 , and bring a card from the hopper into the read station.
$\mathrm{f}=\mathrm{C}$ Set both the Busy and Done flags to 0. If a card is in the reader, it will continue to move through the reader, but no program interrupt requests will be generated as the columns pass through the read station.
$\mathrm{f}=\mathrm{P} \quad$ Set the Done flag to 0 without affecting the Busy flag.

## READ COLUMN

$\mathrm{DIA}\langle\underline{\underline{\mathrm{f}}}>\underline{\underline{\mathrm{ac}},}, \mathrm{CDR}$


The contents of the controller's Data Register are loaded into bits 4-15 of the specified accumulator. Bits $0-3$ are set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-3$ | ---- | Reserved for future use. |
| 4 | Row 12 |  |
| 5 | Row 11 |  |
| 6 | Row 0 |  |
| 7 | Row 1 |  |
| 8 | Row 2 |  |
| 9 | Row 3 | If the row on the card is |
| 10 | Row 4 | punched or marked, the |
| 11 | Row 5 | corresponding bit is set |
| 12 | Row 6 | to 1. |
| 13 | Row 7 |  |
| 14 | Row 8 |  |
| 15 | Row 9 |  |




The contents of the controller's Status Register are loaded into bits 11-15 of the specified accumulator. Bits $0-10$ are set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified $A C$ is as follows:


| Bits | Name | Meaning When Set to 1 |
| :---: | :--- | :--- |
| $0-10$ | --- | Reserved for future use. <br> 11 |
| Hopper <br> Empty/ <br> The input hopper has run <br> out of cards or the output <br> stacker is full. |  |  |
| 12 | Stacker <br> Full <br> Pick <br> Failure | The card did not move from <br> the input hopper into the <br> card reader. |
| 14 | Trouble | A card is jammed in the <br> reader or there is an elec - <br> tronic failure. |
| 15 | The reader is ready to take <br> Tanother card from the input <br> hopper. |  |
| Card In <br> Reader card is passing through <br> the read station. |  |  |

When the card reader is on-line, and ready to transmit data, the program may issue a Start command to the controller. A Start command sets the Busy flag to 1 , the Done flag to 0 , and picks a card from the hopper. Once the first column enters the read station, the Done flag is set to 1 , thus initiating a program interrupt request. The Busy flag remains set to 1 as long as the card remains in the reader.

The column may then be read by a READ COLUMN instruction (DIA). A READ COLUMN instruction loads the specified accumulator with a one in those bits corresponding to punched or marked rows in a column. A Pulse command should then be issued to set the Done flag to 0 without affecting the Busy flag. This will allow the next column on the card to set the Done flag to 1 when it enters the read station, thus initiating a program interrupt request. Usually the READ COLUMN instruction and Pulse commands are combined in a DIAP instruction.

Consecutive columns may be read by a series of DIAP instructions, waiting between each for the Done flag to be set to 1 .

When the final column has been read, the card passes out of the read station, the Busy flag is set to 0 , and the Done flag is set to 1 , thus initiating a program interrupt request. Another card may then be loaded into the reader. Note that the Done flag serves two purposes. When combined with the Busy flag being 1 , the setting of the Done flag to 1 signifies a column is ready to be read. When combined with the Busy flag being 0 , the setting of the Done flag to 1 signifies the end of a card.

The controller's Status Register can be checked at any time by means of a READ STATUS instruction (DIB). Before a Start command is issued, the Status Register should be checked for the Ready flag being 1, and after the Start command is issued, it should be checked for a possible pick failure. Note that if a pick failure occurs, the Done flag is not set to 1 , but remains set to 0 . Thus a program interrupt request will not occur. Status should also be checked after each column is read to determine any possible errors while reading. See the section entitled Error Conditions for a more detailed discussion concerning the use of the Status Register.

## TIMING

The following table contains all the relevant timing information for the various card readers available from Data General Corporation. The term "card cycle time" refers to the time it takes an entire card to be loaded, processed, and put into the
stacker. The term "maximum allowable programmed I/O latency" refers to the amount of time the program has after the Done flag is set to 1 in order to issue a READ COLUMN instruction. If the program waits longer than this time, the data from that column is lost.

| $\begin{gathered} \text { DGC } \\ \text { MODEL } \\ \text { NUMBER } \end{gathered}$ | $\begin{aligned} & \text { CARD } \\ & \text { TYPE } \end{aligned}$ | DATA TRANSFER RATE (CARDS/MIN) | $\begin{gathered} \text { CARD } \\ \text { CYCLE } \\ \text { TIME } \\ (\mathrm{ms}) \\ \hline \end{gathered}$ | TIME <br> BETWEEN <br> CHARACTERS (ms) | START <br> TO EDGE <br> OF CARD <br> (ms) (A) | $\begin{gathered} \text { EDGE OF } \\ \text { CARD TO } \\ \text { FIRST COL. } \\ (\mathrm{ms})(\mathrm{B}) \\ \hline \end{gathered}$ | START <br> TO FIRST <br> COLUMN <br> (ms) (A\&B) | LAST COLUMN TO END OF CARD $(\mathrm{ms})$ | MAXIMUM ALLOWABLE PROGRAMMED I/O LATENCY (ms) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4016C | Punch | 150 | 400 | 2.01 | 53 | 6.25 | 59.3 | 170. | 1.31 |
| 4016D | Punch | 285 | 200 | 2.0 | 24 | 6.25 | 30.2 | 8.05 | 1.31 |
| 4016 E | Punch | 400 | 150 | . 87 | 24 | 2.6 | 26.6 | 53.5 | . 43 |
| 4016 F | Punch | 600 | 100 | . 87 | 24 | 2.6 | 26.6 | 3.48 | . 43 |
| 4016G | Punch | 1000 | 60 | . 48 | 15 | 1.86 | 16.9 | 1.91 | 24 |
| 4016H | Mark <br> Sense | 150 | 400 | 161. * | 53 | 43.06** | Note 1 | 43.06*** | . 60 |
| 4016 I | Mark Sense | 285 | 210 | 161. * | 24 | 43.06** | Note 1 | 43.06*** | . 60 |
| 4016J | Mark Sense | 400 | 150 | 69. * | 24 | $100.67^{* *}$ | Note 1 | 100.67** | . 23 |
| 4016K | Mark <br> Sense | 600 | 100 | 69. * | 24 | 100.67* | Note 1 | $100.67^{* *}$ | . 23 |
| 4016L | Mark Sense | 1000 | 60 | 40 * | 15 | 175.38** | Note 1 | 175.38** | . 13 |

*Divide this number by the number of columns/card to obtain intercharacter times.
** Divide the distance, in inches, from the edge of the card to the second clock mark's leading edge by this factor to obtain the time interval.
***Divide the distance, in inches, from the last column timing mark to the end of the card by this factor to obtain the time interval.
Note 1 - Add the time calculated in column B to the time calculated in column A to obtain this time.
06. 01460

## ERROR CONDITIONS

The card reader's Status register is used in determining when errors have been encountered during operation. These errors may cause erroneous data, or make it impossible to read data. Three status flags: Hopper Empty/Stacker Full, Trouble, and Pick Failure are available in the Status Register to signal any malfunctions in the reader. These flags will cause the reader motor to shut off and require operator intervention for correction. Two other flags: Ready, and Card-inReader signal the state of the reader.

If Hopper Empty/Stacker Full is set to 1, the reader will not attempt to pick another card when a Start command is issued. The Hopper Empty/ Stacker Full flag indicates that either all the cards were read (Hopper Empty) or the card stacker can hold no more cards (Stacker Full). In order to continue reading cards, the operator must either load a new deck of cards, empty the card stacker, or both.

The Trouble flag indicates several types of malfunctions, such as a card jammed in the reader or a failure in the reader's electronic sensors. The
reader will continue to attempt to read the card currently in the reader, but any data read from that card is questionable.

The Pick Failure flag is set to 1 if a Start command fails to bring a card into the read station from the hopper. Note that if a Pick Failure occurs, the Done flag is never set to 1 , and the Busy flag remains set to 1 . Therefore, the only means of determining a bad pick is through the Pick Failure flag. Even though a Pick Failure may occur, the controller will continue trying to pick the card until either a Clear command or an I/O RESET instruction (IORST) is issued. If continued attempts to read the card fail, including manual reloading by the operator, the card is probably defective and should be replaced. The Ready flag is set to 1 if the reader is ready to receive a Start command from the controller. Ready will not be 1 if any other Status flags are 1 .

The Card-in-Reader flag is set to 1 if there is a card in the read station.

## PROGRAMMING EXAMPLES

The card reader may be programmed in a manner similar to the Teletype input if one does not wish to check for errors in the reader. This is not recommended, as a malfunction in the reader may result in erroneous data. The following subroutine is one of many ways to read a card from
the card reader, checking for errors. It is called by a JUMP TO SUBROUTINE instruction (JSR) to RDCRD. When the JSR instruction is executed, AC2 should contain the address where the data will be stored sequentially. Upon return, AC2 will contain an address one greater than the final address of the data storage. The other ACs remain unchanged. The subroutine is as follows:

```
* SUGFQUTINE TO FEAI A CAFIM W]TH CMF JNTEFEUFTS IISGREET
FOLFG: STA O,SAVO : STOFE ACQUMULATURS
            STA 3.6AUS
            LOA उyEEARY :LATH EEADY MASK
            |TE O,COE #FEAOL STATUS
            ANOM: 3.O,SNF:EEAHYO
            MMF EFEOE :NO
            NTOS GIFE FFTCKE A CAET
            LHA 3,FJKFL ;LOAOFJCE゙ FATL MASK
CHECE: HIE OyCOR FFEAD STATUS
            MOUF:G O.O.GZE GAFL TA FEAUEF?
            MMF LOOF FYE: EO TO FEAL COL UMN IOUF
            AMO: З,O,SME;FJER FAIL?
            IME CHEOK ;NO, GHEOK AGATM
            JMF EF:FOR %YES
LOOF: SEFGN CRE, FREकMY TO FEADO
            JHF - - %NOT YET
            SKFBM CRE FEUST%
            MMF EOE :NO,FNH OF EAEII
            UTAF: O,COF ;EEAO MATA AMII SET TOME TO O
            डTA 0,0,2 ;GTORE IATA
            ING 2, % INCEEMENT FQTNTEE
            MMF LOOF :SATT FOE NEXT COLUMM
EOC: NTOC CWF YCLEAE CIF
            LMA 3.TRBLE ;LOAD TROURLE MASN
            MTE O,CTF ;FEAD STATUS
            ANON S.0,SZE TFOURLE?
            JMFF EEEQE ;YES
            LIIA O,SAVO ;EESTOFE ACO
            IMF tGGUZ :FETURN
EFROE: HALT ; NOFMALLY GENT MESGAGE TO OFEFATOF
# STOFAGE
S&von O
SAUS: 0
FEARY: 2
FTKFL: 10
TFBLE: 4
```

But this program wastes time waiting for the card to be picked, and then waits for each column to be brought into the read station. The following program uses the interrupt facility to accomplish the same results with a minimum of wasted time. It is called in the same manner as the first routine, but does not return any data in the accumulators.

If time is a prime concern, the pick fail check may be eliminated, releasing about 62 microseconds for other programming. But if the pick check is eliminated and a pick fail occurs, an interrupt request will never be received from the card reader.

```
; GARM FEGLFE SERUICE, USJNG JNTEFFUFTG
    L.OC 1
    TATEF
; LIWMMY INTEFEUFT HANDLEF:
TNTFF: SFFMZ CHF #GIFE INTEFFUFT?
    IMF GNFGF :YES, GO TO CDF SEFUTCE FOUTTAE
    HALT ;NOFMALLY WOULII CHEGK FOF OTHEF INTEFEUFTS
# GUBFOUTJNE TO FEAD A CAFR - JGF"ET TG RY MAIN FROGEAM
FBLEFIA SKFBZ COR FFEALIEE ALEEAMY BUSY?
    MF - - YES, WAJT TTLL JTYS FEEE
    STA O,SAvO :STORE ACCUMULATORS
    5TA 3.5AU3
    STA 2,FNTR ;STOFE FOINTEE
    LMA JyFEADY LGAG FEADY MASK
    ITE O,COF ;FEAU STATUS
    AMA: S,O,SNF :EEATY?
    IMF: EREOR ;NO
    NTOS ENE #FJCK A CAFU
# FTCK FAJLUFE GHECK, MAY FE OMJTTEII JF WAJTJNG TJME OAN:T FE SFAFFTI
    LTAA S,FIKFL #LOAI FICN FAIL MASK
GHEOR: THK 0.CTF :FEATI ETATUS
```



```
    JMF LEAVE ;YES, CAFIM HAS FEFN FJCNEO SUCOFSSFULIY
    ANI## 3,O,SNF ;FICKFAILO
    JMF CHECK :NO, CHFCK AGAIN
    IMF EFEFOF ;YES
LEAUE: LIAA O,SAUO #FEGTOFE AEO
    IMF: OSAUS FFETUFN TO MAIN FFOGFAM
* COF INTEEFUFT SERUICE FOUTJNE ... IMF: EG TO BY MATM JNTEFEUFT HANMLEE
GRFSE: STA D,SAVO FTORE ACEUMULATOFS
    STA 
    JMF EOC ;MG,ENI GF CAFTA
    II]AF: O.CIIF :READ IAATA ANI SET IONE TO O
    GTA O,OFMTR :STGRE IIATA
    IGZ FNTF ; INEFEMENT FGINTEFE
    IMF EXIT :GET OUT
EOC: NTOC EMF :CLEAF ERR
    IMA Z,TEELE :LOAII TEOURLE MASK
    UTK O,CLR ;FEAII STATUS
    ANI:* 3,0,SZE: TFROURLE?
    JMF EEEOF :YES
EXIT: LIA O,SAUO FEESTOFE ACCUMULATOFS
    LIMA B,SAUZ FENAELE JNTEFEUFTS
    JMF &O FETUFN TO INTEFEUFTEQ FROGFAM
EFFOF: HALT ;NOFMALLY WOULII SENB THE DFEFATOF A MESGAGE
; STGFAGE
SAVO: O
\begin{tabular}{ll} 
SAVB: & 0 \\
FEAIIY: & 2 \\
FIKFL: & 10 \\
TFBLE: & 4 \\
FNTE: & 0
\end{tabular}
```


## DASHER LP2 PRINTER

## INTRODUCTION

All DASHER LP2 printers are capable of printing at speeds up to 180 characters per second. Printing is bidirectional and incorporates a "logic seeking" algorithm. This algorithm determines the shortest route to a character, reducing the time spent performing carriage returns.

The printer is interfaced to an ECLIPSE or NOVA computer by one of two controllers, either the Programmed I/O Line Printer Controller or the Data Channel Line Printer Controller. The instructions used to pass data to the printer via these two types of controllers are summarized below. The instruction sets appear at the end of this section.

## PROGRAMMED I/O CONTROLLER

## PROGRAMMING SUMMARY

| Mnemonic (First Controller) | LPT | Device Code (Second Controller) | $57_{8}$ |
| :--- | :---: | :--- | :---: |
| Device Code (First Controller) | $17_{8}$ | Prioriry Mask Bit | 12 |
| Mnemonic (Second Controller) | LPT1 | Maximum Characters/Line | 132 |
|  |  | Lines/Inch | $6 / 8$ |

## ACCUMULATOR FORMATS

Load Character Buffer
(DOA)

Read Status
(DIA)


## S, C AND P FUNCTIONS

s Set the Busy flag to 1, the Done flag to 0, and load the contents of the Character Buffer into the printer.

C Set both the Busy and Done flags to 0 without affecting the contents of the Character Buffer.
P No effect.

## DATA CHANNEL LINE PRINTER CONTROLLER

## PROGRAMMING SUMMARY

| Mnemonic <br> Device Code <br> Priority Mask Bit <br> Maximum Allowable Data Channel Latency | $\begin{aligned} & \text { DCLP } \\ & 17 \\ & 12 \\ & \text { (infinity) } \end{aligned}$ |
| :---: | :---: |
| ACCUMULATOR FORMATS |  |
| Format Disable (DOA) | Read Status (DIA) |
| FD- |  |
| Load Memory Address Counter (DOB) | Read Memory Address Counter (DIB) |
|  |  |
| Load Byte Counter (DOC) | Read Byte Counter (DIC) |
|  |  |
| S, C AND P FUNCTIONS |  |
| S Set the Busy flag to 1 , the Done flag to 0 an initiate operation. | C Set the Busy, Done, and Status flags to 0 and stop operation. <br> P No effect. |

## CODE RECEPTION

Your DASHER LP2 printer receives information from a computer. This information is represented by 7 -bit ASCI codes. The 128 characters in the standard ASCII set consist of 96 upper and lower case alphanumeric, punctuation, and graphic characters as well as 32 control codes. If your printer receives an alphanumeric code, it prints the corresponding character. If it receives a valid control code, it performs the specific function defined by the code. If, however, your printer receives one of the control codes it does not use, it ignores that code.

Your printer can store up to 3000 characters in its buffer. Characters enter the buffer from a parallel interface which can signal the computer that the buffer is full.

The parallel interface controls a special hardware signal which tells the computer system when there is room in the buffer for a character. This is consistent with most line printer interfaces. As a result, the programmer need not worry about overflowing the buffer when programming a. DASHER LP2 printer.

While receiving codes, the printer scans those codes already in the buffer to determine the fastest way to print each line. If the buffer becomes filled, the printer stops accepting codes. As soon as the buffer is half empty, the printer can accept additional codes.

Your printer responds to three types of information:

- Printing Character Codes - which result in a character being printed.
- Control Codes - single codes which control special functions.
- Escape Sequences - sequences of codes (beginning with an escape) which control certain functions.


## Printing Character Codes

The printing characters include all the upper and lower case alphanumeric characters as well as graphic, punctuation, and space characters. Up to 132 characters may be printed on each line. If more than 132 characters are received without a line terminator, the additional characters are not printed. Newlines ( 012 g ), Vertical Tabs ( $013{ }_{8}$ ), Form Feeds ( $014_{8}$ ), and Carriage Returns ( $015{ }_{8}$ ) are all considered line terminators.

## Control Codes

Your printer recognizes a number of control codes it receives as commands to perform specific operations. The control codes and their effects are listed in the accompanying table.

## DASHER LP2 PRINTER CONTROL CODES

| Name | Mnemonic | Control Code (Octal) | Effect |
| :---: | :---: | :---: | :---: |
|  |  |  | (Codes received) |
| BELL | BEL | 007 | Sounds audible tone. |
| BACK SPACE | BS | 010 | Print head moves back one character position. (Only when online) |
| HORIZONTAL TAB | HT | 011 | Print head moves to next horizontal tab stop. If no tab is set, the command is ignored. |
| NEWLINE | NL | 012 | Terminates the present line, advances the paper one line, and either: |
|  |  |  | a) determines the fastest way to print the next line (if it is complete), or <br> b) performs a carriage return and prints any characters from left to right. |
| VERTICAL TAB | VT | 013 | Paper advances to next tab stop. If no tab is set, the command is ignored |
| FORM FEED | FF | 014 | Paper advances to the top of the next form. If the automatic form feed option is not installed, the command is ignored. |
| CARRIAGE RETURN | CR | 015 | Carriage returns to the left-hand margin. |
| SHIFT OUT | SO | 016 | Selects alternate character set. (Model 1192 Option) |
| SHIFT IN | SI | 017 | Selects standard character set. |
| ESCAPE | ESC | 033 | Denotes the beginning of a command sequence. |

## Escape Sequences

A number of functions on your printer may be controlled by special sequences of codes called escape sequences.

- Horizontal and vertical tabbing
- Elongated characters
- Underscoring
- Plotting
- Resetting the printer
- Compressed printing (option)
- Down line loading a character set

An Escape code ( $033_{8}$ ), if enabled, defines the beginning of these sequences while subsequent codes define the particular function to be performed. If no valid code follows the Escape code (or an option is not installed), the Escape code is ignored and subsequent codes produce the standard effect. If the Escape disable switch on the secondary control panel is in the disable position, all escape codes are ignored and subsequent codes are printed.

## Horizontal Tabs

You may set a horizontal tab anywhere from the second to the last (132nd) character position. The printhead advances to the next horizontal tab stop following the reception of a Horizontal Tab (CTRL-I) control code ( $011_{8}$ ) and at least one printing character code. If you haven't set any horizontal tabs and CTRL-I is received, the command has no effect. The following escape sequences set and clear horizontal tabs:

| Escape Sequence <br> (Octal Codes) | Effect on Printer |
| :--- | :--- |
| ESC 1 | Sets a horizontal tab at the current printhead <br> position. <br> (O33 061) <br> ESC 2 <br> (033 062) <br> ESC E \# \# ...NULL <br> (033 105 \# ...000) |
| Clears a horizontal tab from the current <br> printhead position. <br> Sets horizontal tabs at each character <br> position specified by an octal number (\#). A <br> tab may be set anywhere from the second <br> character position (\# = 0028 ) to the last <br> character position (\# = 1328 ). All previously <br> set horizontal tabs are cleared. |  |
| ESC E NULL | Clears all horizontal tabs. |
| (033 105 000) |  |

Note: If your computer or communications system only supplies 7 data bits to the printer, you should use the ESC 1 sequence to set horizontal tabs. The ESC sequence will only be able to set tabs to the 128 th column position.

## Vertical Tabs (Option on S Models)

The automatic form feed option (if installed in your printer) provides vertical tabbing. You may set a vertical tab anywhere from one line after the top of a form to the line preceding the top of the next form. The automatic form feed option keeps track of the number of lines per form and your present line position. However, if you have Perforation Skip-over enabled (see Operator's Manual, DASHER LP2 and TP2 Printers, DGC No. 014-000093), you must remember that you have, in effect, fewer lines per form.

When a printer equipped with the automatic form feed option receives a Vertical Tab (CTRL-K) control code ( $013_{8}$ ), it advances the paper to the beginning of the next line on which a vertical tab is set. If no vertical tab is set between the current line position and the top of the next form, the Vertical Tab code has no effect on your printer. The escape sequences described below set and clear vertical tabs. Vertical tabs may only be set or cleared immediately after a line terminator - i.e., Newline ( $012_{8}$ ), Vertical Tab ( $013_{8}$ ), Form Feed ( $014_{8}$ ), or Carriage Return $\left(015_{8}\right)$.

| $\begin{array}{l}\text { Escape Sequence } \\ \text { (Octal Code) }\end{array}$ | Effect on Printer |
| :--- | :--- |
| $\begin{array}{l}\text { ESC } 5 \\ \text { (O33 065) } \\ \text { ESC } 6 \\ \text { (O33 066) }\end{array}$ | $\begin{array}{l}\text { Sets a vertical tab at the current line position. } \\ \text { Clears a vertical tab from the current line } \\ \text { position. }\end{array}$ |
| ESC F \# \#...NULL | $\begin{array}{l}\text { Sets a vertical tab at the positions specified } \\ \text { by the octal numbers (\#). These numbers } \\ \text { may be anywhere from 1 to the maximum } \\ \text { line length of the form you are using (no form }\end{array}$ |
| can be more than 99 lines long). All previously |  |
| set vertical tabs are cleared. |  |$\}$| Clears all vertical tabs. |
| :--- |
| ESC F NULL |
| (O33 106 000) |

## Elongated Printing

You can print elongated (double width) characters in either the normal mode or the compressed mode. Elongated characters may be selected anywhere within a line. However, they are printed at a slower speed ( 24 cps ). You should note that only 66 elongated characters will fit on a regular 132 -character line. You can mix normal and elongated characters in a single line, but you must keep in mind that elongated characters are twice the width of normal characters. The escape sequences which control this feature are given below:

| Escape Sequence <br> (Octal Code) | Effect on Printer |
| :--- | :--- |
| ESC < | Selects elongated printing for subsequent <br> characters. |
| $(033074)$ | Deselects elongated printing. |
| ESC $=$ |  |
| $1033075)$ |  |

## Underscoring

You may underscore characters, words, or complete lines by turning the underscore feature on and off. The underscore is printed at the same time as the character. Normal width and elongated characters may be underscored in both the Normal and the Compressed printing modes. You select and disable underscoring as follows:

| Escape Sequence <br> (Octal Code) | Effect on Printer |  |
| :--- | :--- | :--- |
|  | ESC a <br> (033 141) | Starts <br> positions are underscored until the command <br> sequence turning off the feature is received. |
| ESC b |  |  |
| (O33 142) | Stops underscoring. Subsequent print <br> positions are not underscored. |  |

## Plotting

See "Plotting", below.

## Resetting the Printer (Master Reset)

A software Master Reset allows you to reset and reinitialize your printer according to the settings of the secondary control panel. In addition, it clears the character buffer, clears any horizontal or vertical tabs, turns off underscoring and turns off elongated printing.

## Compressed Printing (Option)

If your printer is equipped with the compressed printing option, you can print either normal or compressed width characters. While in normal mode, your device can print 132 normal width characters on regular 132 -column paper. In compressed mode, you can print 132 compressed characters on 80 -column paper. However, you may issue the escape sequences to change the print mode only after a line terminator, i.e., Newline ( $012_{8}$ ), Vertical Tab (013 $)_{8}$ ), Form Feed ( $014_{8}$ ), or Carriage Return ( 0158 ). Both escape sequences are ignored unless they are issued at the proper time. These escape sequences are given below:

| Escape Sequence <br> (Octal Code) | Effect on Printer |
| :---: | :---: |
| ESC > |  |
| $(033076)$ | Switches the printer from normal printing to <br> the compressed printing mode. |
| ESC ? <br> $(033077)$ | Switches the printer back from the <br> compressed printing mode to normal mode. |

## Down Line Loaded Character Set

See "Down Line Loading A Character Set", below.

## PLOTTING

Plotting is a standard feature on all model printers. In plot mode, 7 of the printhead's 9 firing wires, (the bottom 7 wires) are under the user's direct control. The seven wires print in vertical columns. Each column is printed separately. Your printer plots from left to right at 216 columns per second. You may plot up to 1128 columns per line.

To plot, you enter plot mode and send a 7 -bit code (from 0-177) to your printer. Instead of interpreting these 7 -bits as an ASCII code and printing the corresponding 7 -column character, the printer interprets the code as a command to print one column. Each bit of the code determines if a particular wire will be fired. The relationship between a seven bit code and the printhead wires which are fired is shown if the accompanying illustration. A " 1 " in a bit position fires the corresponding print-wire.

You enter plot mode by issuing a line terminator, i.e., Newline ( $012_{8}$ ), Vertical Tab ( $013_{8}$ ), Form Feed ( 0148 ), or Carriage Return ( $015_{8}$ ), followed by ESCape d(033 ${ }_{8} 1444_{8}$ ). This escape sequence must be
issued after a line terminator; otherwise it will be ignored. After entering plot mode, you issue the series of 7-bit codes which define the columns you wish to plot. These columns WILL NOT be plotted until after you terminate the current line. To terminate a line, you must deselect plot mode (issue an ESC d: $033_{8}$, $144_{8}$ ) and issue a line terminator. To plot another line, enter plot mode, issue the codes to be plotted, exit plot mode, and issue a line terminator.

You may plot any code except the ASCII code for ESCape ( $033_{8}$ ). This code can only be used in the sequence which deselects plot mode. Do not issue any other escape sequences while the printer is in plot mode.

If you are in normal mode when you enter plot mode, the printer plots with the same spacing between columns as normal width characters. However, if you are compressed mode, the printer plots with the same spacing as compressed characters.


[^1]
## An Example

Suppose you wanted to plot a 14 by 14 dot matrix square at the left hand margin. You must determine the codes you need and the order in which to send them. The codes for the square we want to make are shown below.


The sequence you would use to plot this square is:

| Octal Code | Effect |
| :--- | :--- |
| 012 | NEWLNE |
| 033 | ENTER PLOT |
| 144 | MODE |
| 177 | PRINTS COLUMN 1, FIRST LINE |
| $100(12$ times) | PRINTS COLUMNS 2-13, FIRST LINE |
| 177 | PRINTS COLUMN 14, FIRST LINE |
| 033 | EXIT |
| 145 | PLOT MODE |
| 012 | NEWLINE |
| 033 | ENTER |
| 144 | PLOT MODE |
| 177 | PRINTS COLUMN 1, SECOND LINE |
| $001(12$ times) | PRINTS COLUMNS 2-13, SECOND LINE |
| 177 | PRINTS COLUMN 14, SECOND LINE |
| 033 | EXIT PLOT |
| 145 | MODE |
| 012 | NEWLINE |

The image which results from this plot sequence is more of a rectangle than a square because successive horizontal print positions overlap.

## DOWN-LINE-LOADING A CHARACTER SET

Your DASHER LP2 printer allows you to define your own character set. You can define a character set which prints up to $1197 \times 9$ dot matrix characters. Once you have defined each character in your character set, you load the set into a printer's memory via an escape sequence. Two additional escape sequences allow you to select and deselect the character set.

The Down-Line-Load Character Set feature is very handy if you want to design your own character set or if you must be able to print in a number of different character fonts. When the printer is powered down or a Master Reset is performed, a down-line-loaded character set must be reloaded.

NOTE Your computer or communications system must be set up to transmit 8 data bits at a time in order to down line load and select a character set.

## Character Sets

Your printer accepts up to 128 different 7 bit character codes. By convention, the first 32 codes ( $0-40_{8}$ ) are control codes which do not print any characters. The remaining 95 characters ( $40_{8}-176_{8}$ ) are printing characters.

When you down line load a character set, you may define any printing character except for control codes which perform specific functions on LP2 printers. These codes include $10_{8}-17_{8}$, and $33_{8}$. The functions of these codes are summarized in the table "DASHER LP2 Printer Control Codes" (see above). Therefore, a down line loaded character set can define 119 individual characters. The codes for which characters may be defined include $0-7_{8}, 20_{8}-32_{8}$, and $34_{8}$ $177_{8}$.

## Defining A Character Set

Each character in a character set is defined using a 7 x 9 dot matrix. The following diagram shows the relative print-wire locations and column positions available to form one character.


You select the dots to be printed via the seven 9-bit firing codes. A " 1 " in the firing code indicates that the corresponding wire will be fired when that column is printed. A " 0 " in the firing code indicates that the corresponding wire will not be fired. The one restriction in selecting firing codes is that no print wire may be fired twice in a row. i.e., the same bit may not be a " 1 " in two successive firing codes.

Once the firing codes for a character are determined, they must be put into a format which allows them to be loaded into the printer. The printer uses eight memory locations to store one character. The first memory location MUST contain all zeros. The following seven memory locations each contain one 9 -bit firing code that determines which of the 9 wires in the printhead will fire to form one column of a character. A character's firing codes are ordered in memory with the first column in the lowest memory location and the seventh column seven locations above the first. For example, the firing codes for the character " $B$ " would be organized as shown in the following diagram:

Since each character requires eight memory locations, the total amount of memory space used in the printer is equal to eight times the number of characters in your character set. A character set can be anywhere from one character to 128 characters long. However, remember that 9 of these codes cannot be printed.

## Loading A Character Set

Your printer contains a 2,00016 -bit word memory. The memory locations in which a character set may be loaded range from $2000_{8}-3777_{8}$. The locations specified by this range can store exactly 128 characters. If you are loading a full 128 characters, you must start loading the character set at the lower limit. If you are loading a smaller number of characters, then they may be loaded anywhere within the range of available memory. The fifteen bit address of the location in the printer's memory where a character set will begin loading is called the Starting Word Address. A character set is loaded into a printer's memory, sequentially, from the Starting Word Address as shown in the following diagram:



You load a character set into a DASHER LP2 printer via an escape sequence. In addition to the data containing the character set's firing codes, the escape sequence transfers the following information:

- Byte Count - specifying the number of bytes that are being transferred. The Byte Count is twice the number of words needed to store the character set.
Byte Count $=$ Number of x 8 words per $\times 2$ bytes Characters character per word
- Starting Byte Address - specifying the location in the printer's memory where the first character in the character set will start loading. The Starting Byte Address is twice the Starting Word Address (16-bit address) where loading begins.
- Negated Checksum - a number used by the printer at the end of the load sequence to determine if any data errors occurred during the load.

The one byte Negated Checksum is obtained by summing all the data bytes, ignoring any carry, and taking the 2's complement of that sum. This sum does not include the Byte Count or the Starting Byte Address, just the bytes containing the firing codes.

You must transmit data to a printer one byte ( 8 bits) at a time. The following table gives the escape sequence for loading a character set into an LP2 printer.

CHARACTER SET LOADING ESCAPE SEQUENCE

| Escape Sequence | Octal <br> Value | Number Of Bytes |
| :---: | :---: | :---: |
| ESCape | 033 | 1 BYTE |
| Y | 131 | 1 BYTE |
| BYTE COUNT | --- | 2 BYTES |
| STARTING BYTE ADDRESS |  | 2 BYTES |
| DATA | --- | 2 BYTES |
| DATA | --- | 2 BYTES |
| . |  |  |
|  |  |  |
| data | --- | 2 BYTES |
| NEGATED <br> CHECKSUM | --- | 1 BYTE |

Since the printer can receive only 8 bits at a time, the firing codes, the byte count, and the starting byte address (which are in a 16 -bit format) must be divided into bytes before they are transmitted to the pritner. A left-hand byte is always transmitted before a right-hand byte.

## An Example

Suppose you want to load a printer with a character set consisting of one character, the character " B " Proceed as follows:
1)Determine a starting address for the load. We will use $2000{ }_{8}$.

Starting Word Address $=2000_{8}$
2)Calculate the Starting Byte Address.

Starting Byte Address $=2 \mathrm{x}$ Starting Word Address

$$
\begin{aligned}
& =2 \times 2000_{8} \\
& =4000_{8} \\
& =\underbrace{0000010000000000_{2}}_{\text {left byte }}
\end{aligned}
$$

Divide this into two bytes, left hand byte first: $010_{8}$
3) Calculate the Byte Count.

| Byte Count | $=$Number of $\times 8$ words per $\times 2$ bytes <br> Characters <br> character |
| ---: | :--- |
|  | $=1 \times 8 \times 2$ |
|  | $=16_{10}$ |
|  | $=20_{8}$ |
|  | $=\underbrace{0000000}_{\text {left bord }} \underbrace{000010000_{2}}_{0}$ |

Divide this into two bytes, left-hand byte first: $000_{8}$
0208
4) Determine the data bytes and the Negated Checksum.

From the illustration "Firing Codes for the Character B" we know the 16 -bit firing codes. These are broken into bytes, left-hand byte first. The 2's complement of the sum of these bytes forms the checksum byte.

| 16-bit <br> code <br> (octal) |
| :--- |
| 00000 |

Therefore, the Down-Line-Load sequence for the character set is:

## 033 Escape Sequence for Down-Line-Load initiation 131

000 Byte Count
020
010 Starting Byte Address
000

000 Firing Codes for a " $B$ "
000
001
004
000
370
001
004
000
040
001
004
000
040
000
330

341 Negated Checksum

## Selecting Your Character Set

A down-line-loaded character set is selected and deselected via escape sequences. These escape sequences are given below:

DOWN-LINE-LOAD CHARACTER SET SELECT/DESELECT

| Escape Sequence <br> (Octal) | Function |
| :--- | :--- |
| ESC N SCSA |  |
| $(033116 \cdots-\cdots)$ | Selects a down-line-loaded <br> character set given a Starting <br> Character Set Address (SCSA). The <br> SCSA is a 15-bit or two-byte <br> address. |
| ESC 0 Deselects a down-line-loaded <br> character set. <br> 033117$)$  |  |

The value used for the Starting Character Set Address (SCSA) depends on how you have defined your character set. If you have defined a character set which begins with a character for $0_{8}$, then the Starting Character Set is equal to the Starting Word Address previously described. However, if you have loaded a subset of a possible 128 characters ( 119 printing characters) where the first character is not $0_{8}$, then the SCSA must be adjusted. In this case, the SCSA may be calculated in decimal as follows:

| Starting |  |
| :--- | :--- | :--- |
| Character $=$ | Starting |
| Word |  |
| Set Address | Address |$\quad$| First |
| :--- |
| Character |
| Code Loaded |$\quad$ x 108

## Example

In order to select the character set containing the character "B" (previously described), you must determine which character code should cause the printer to respond with a "B". If $000_{8}$ should generate a " B ", then the Starting Character Set Address would be calculated as follows:


Divide this into two bytes, left-hand byte first: $002_{8}$ 0008

Therefore, you would use the following escape sequence (octal) to select the character set;

033 Down-Line-Load<br>116 Character Set Select

002 Starting Character
000 Set Address
However, if a $040{ }_{8}$ code issued to the printer should generate $a$ " $b$ ", then you calculate the Starting Character Set Address as follows:


Divide this into two bytes, left-hand byte first: $003_{8}$
0008

In this case, you would use the following escape sequence to select the character set:

033 Down-Line-Load 116 Character Set Select<br>003 Starting Character 000 Set Address

## SUMMARY OF ESCAPE SEQUENCES

The following escape sequences may be issued anywhere within a line:

- Horizontal tab set or clear at current printhead position
- Underscore on or off
- Elongated character (s) select or deselect
- Alternate character set select or deselect (if installed).

The following escape sequences may only be issued after a line terminator (Newline, Vertical Tab, Form Feed, or Carriage Return):

- Horizontal setting and clearing of multiple tabs.
- Vertical tab set or clear
- Plot mode enter
- Compressed print select or deselect
- Down line character set load and select

The number of normal width characters plus twice the number of elongated characters within a line must not exceed 132.

## INSTRUCTIONS FOR PROGRAMMED I/O CONTROLLER

This controller contains an 8-bit Character Buffer and a 1-bit Status Register.

Two I/O instructions are used to program the line printer. The first of these is used to transmit characters to the printer and the second is used to determine the status of the printer.

The line printer controller's Busy and Done flags are controlled by the device flag commands as follows:

| $\mathrm{f}=\mathbf{s}$ | Sets the Busy flag to 1 and the Done flag to <br> 0. Transfers the contents of the Character |
| :--- | :--- |
| $\mathrm{f}=\mathrm{C}$ | Buffer in the controller to the printer. |
| $\mathrm{f}=\mathbf{P} \quad$Sets the Busy and Done flags to 0 without <br> affecting the contents of the Character <br> Buffer. |  |
| No effect. |  |

## Load Character Buffer

DOA [f] $a c$, LPT

| 0 | 1 | 1 | AC | 0 | 1 | 0 | F | 0 | 0 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads bits $8-15$ of the specified $A C$ into the controller's Character Buffer. Bits 0-7 are ignored. Sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :--- |
| $0-7$ | $\cdots--$ | Reserved for future use. <br> $8-15$ |
| Character | The ASCII code for the character to be <br> transmitted. |  |

## Read Status

DIA [f] ac, LPT

| 0 | 1 | 1 | $A C$ | 0 | 0 | 1 | $F$ | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

The contents of the controller's Status Register places into bit 15 of the specified AC. Sets bits 0-14 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by F. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :--- |
| $0-14$ <br> 15 | READY | Reserved for future only. <br> The line printer is on line with no faults and ready to <br> receive a character. |

## INSTRUCTIONS FOR DATA CHANNEL LINE PRINTER CONTROLLER

The line printer controller contains four program accessible registers: a 16 -bit Memory Address Counter and Byte Pointer, a 16-bit Byte Counter, a 4-bit Status Register, and a 1-bit Format Disable flag. The Memory Address Counter is self-incrementing and contains the memory location of the next word (pair of bytes) to be sent to the subsystem and an indicator for the starting byte (either high or low order) to be used in the operation. The Byte Counter contains the two's complement of the number of bytes to be sent to the subsystem. The Status Register contains all the information flags for the line printer. The Format Disable flag allows programmer control over the formatting capabilities of the subsystem.

Six instructions are used to program data channel transfers to the controller. Three of these instructions supply the controller with all the necessary information for any print operation. The remaining three instructions allow the program to determine, in detail, the current state of the subsystem.

The line printer controller's Busy and Done flags are controlled using two of the device flag commands as follows:
$\mathrm{f}=\mathrm{s}$ Sets the Busy flag to one and the Done flag to zero. Initiates data channel block transfer.
$\mathrm{f}=\mathrm{C}$ Sets the Busy, Done, and Status Change flags to 0 . Stops operation.
$\mathrm{f}=\mathrm{P}$ No effect.
IORST Performs the same functions as the Clear (C) Command and sets the Format Disable flag to 1. Zeroes the Byte Counter, the Memory Address Counter and the Byte Pointer.

Format Disable
DOA [f] ac, DCLP


Loads bit 0 of the specified AC into the controller's Format Disable flag. Ignores bits 1-15. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified accumulator is as follows.

NOTE Bit 0 must always be set to one when programming an LP2 printer.


| Bits | Name | MEANING WHEN 1 |
| :---: | :---: | :--- |
| 0 | Format | Disable formatting features. |
| $1-15$ | Disable | Reserved for future use. |

## Load Memory Address Counter <br> DOB [f] ac, DCLP

| 0 | 1 | 1 | AC | 1 | 0 | 0 | $F_{1}$ | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 8 | 9 | 10 | 11 |

Loads bit $0-15$ of the specified AC into the controller's Memory Address Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :--- |
| 0-14 | Memory <br> Address | Location of the first word in memory to be <br> used for data channel transfer. |
| Bointer | Indicator for first byte to be used in the <br> operation. When zero, the operation begins <br> with high order byte. When one, the operation <br> begins with low order byte. |  |

## Load Byte Counter

## DOC $[f] \quad a c$, DCLP

| 0 | 1 | 1 | AC | 1 | 1 | 0 | F | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified AC into the controller's Byte Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The contents of the specified $A C$ remain unchanged. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0-15 | -Byte <br> Count | Two's complement of the number of bytes to <br> be transferred. |

## Read Status

DIA [f] ac, DCLP

| 0 | AC | $0,0,1$ | F |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01112 | ${ }_{3}{ }^{\text {¢ }} 4$ |  | 8 | 9 | 10 | 11 | 12 | 12 | 3 | 14 | 15 |

Places the contents of the controller's Status Register in bits $12-15$ of the specified AC. Set bits $0-11$ to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The format of the specified accumulator is as follows:


| Bits | Name | Meaning When 1 |
| :---: | :---: | :--- |
| $0-12$ | --- | Reserved for future use. <br> 13 |
| Status <br> Change | The printer READY has changed state. <br> 14 | Ready <br> The printer is on line with no faults and is <br> ready to receive a character. <br> Reserved for future use. |

## Read Memory Address Counter <br> DIB [f] ac, DCLP

| 0 | 1 | 1 | AC | 0 | 1 | 1 | $F$ | 0 | 0 | 1 | 1 | 1 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Places the contents of the controller's Memory Address Counter in bits $1-15$ and the current Byte Pointer in bit 0 of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0 | Byte Pointer | Indicator for byte to be acted on next. When <br> zero - high order byte; when one - low order <br> byte. |
| $1-15$ | Memory <br> Address | Location of the next word in memory to be <br> used for a data channel transfer. |

## Read Byte Counter

DIC $[f] \quad a c$, DCLP

| 0 | 1 | 1 | AC |  | 1 | 0 | 1 | $F^{\prime}$ | 0 | 0 | 1 | 1 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the controller's Byte Counter in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| $0-15$ | -Byte <br> Count | Two's complement of the current byte count. |

## CONTROLLER PROGRAMMING

The controller obtains data from the processor's memory and transfers it to the printer. Data consists of characters to be printed, parameters of data transfers, control characters, tab information, and vertical format information.

## Data Transfers

The controller obtains data a block at a time from the processor's memory via the data channel, with two bytes packed into each word. The size of the block transferred is determined by the user program. A maximum of 65,536 bytes ( 32,768 words) can be transferred in one operation.

Before a block transfer is initiated, the user program supplies the controller with the size and the location in memory of the block. The DOB instruction sends the starting memory address and the DOC instruction sends the starting core address. The sequence in which these instructions are issued is not important.

The transfer begins when the Start command is issued. Once the transfer is initiated, the controller unpacks the bytes in a left-to-right sequence and strobes them out to the printer individually. The high-order byte (bits $0-7$ of the data word) is sent first.

When all the bytes in the specified block have been transferred to the controller, the controller requests a datachannel interrupt.

## Byte Indicator

In addition to supplying the controller with the starting memory address, the DOB instruction supplies the controller with an indicator for which byte (i.e., left or right) in the first word the transfer is to begin with. This bit is called a byte indicator. If the byte indicator is a zero, the transfer begins with the high-order byte (data bits $0-7$ ). If the byte indicator is a one, the transfer begins with the low-order byte (data bits 8-15).

When the transfer begins with the low-order byte, the high-order byte of the first word is not considered to be part of the block and only the low order byte is transferred. The transfer continues with the high order byte of the second word.

When the byte indicator is set to zero (i.e., high-order byte first) for a block transfer containing an odd number of bytes, only the high order byte is transferred from the last word. The same is true when the byte pointer is set to one (i.e., low-order byte first) for a block transfer containing an even number of bytes.

## Status Change Monitor

The controller monitors the printer's status line, READY, while the subsystem is powered on. Should this line change state, an error flag is set and a program interrupt is initiated. The status change flag is bit 13 of the accumulator specified for the DIA instruction.

## Formatting

The formatting unit should always be turned off. Formatting is accomplished by the printer via control codes and escape sequence.

## 4034 SERIES PRINTERS

## INTRODUCTION

The following section covers the 4034 series printers. Model 4034 C , D printers use serial dot matrix technology while model 4034A, B, G, and $H$ printers use the higher speed character drum technology. All these printers can receive and print one of the 64 or 96 character subsets of ASCII code shown in Appendix C.

To operate more efficiently, each line printer simultaneously prints a group of characters. In order to accomplish this, the line is divided into one or more "zones" for printing. As characters are sent to the line printer, they are stored in an area known as the "Zone Buffer". When the Zone Buffer has been filled, or the proper control character has been given, the contents of the Zone Buffer are printed in the present zone. In this manner, fewer mechanical cycles are necessary to print each line. When printing has been completed, the Zone Buffer is zeroed, and a "Zone



Pointer" is automatically set to point to the next zone. The Zone Pointer determines the zone to be printed next. If the zone printed was the last zone on the line, or the proper control character had been given, then the Zone Pointer returns to the first zone on the line. The program may again load the Zone Buffer for printing.

The printers are all programmed in a similar manner and incorporate the following control characters: carriage return, line feed, and form feed. Paper widths may range from 4 to $197 / 8$ inches, depending upon the printer. The table below lists the general parameters for the 4034 series line printers offered by Data General Corporation.

Line Printer Specifications

| Model | Type | Paper Width (inches) | Full Line Print Rate | Full <br> Line Length | $\begin{aligned} & \text { Zone } \\ & \text { Size } \end{aligned}$ | Number of Zones |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4034A | Character Drum | $\begin{aligned} & 4 \text { to } \\ & 197 / 8 \end{aligned}$ | $\begin{aligned} & 256 \\ & \text { Lines/Min } \end{aligned}$ | 80 | 20 | 4 |
| 4034B | Character Drum | $\begin{aligned} & 4 \text { to } \\ & 197 / 8 \end{aligned}$ | $\begin{aligned} & 245 \\ & \text { Lines/Min } \end{aligned}$ | 132 | 24 | $51 / 2$ |
| 4034C | $\begin{aligned} & \text { Serial-Dot } \\ & \text { Matrix } \\ & 5 \times 7 \end{aligned}$ | $\begin{aligned} & 4 \text { to } \\ & 147 / 8 \end{aligned}$ | $165$ <br> Characters / <br> Sec | 132 | 132 | 1 |
| 4034D | $\begin{aligned} & \text { Serial-Dot } \\ & \text { Matrix } \\ & 7 \times 9 \end{aligned}$ | $\begin{aligned} & 4 \text { to } \\ & 147 / 8 \end{aligned}$ | $165$ <br> Characters/ <br> Sec | 132 | 132 | 1 |
| 4034G | Character <br> Drum | $\begin{aligned} & 4 \text { to } \\ & 163 / 4 \end{aligned}$ | $300$ <br> Lines/Min | 136 | 136 | 1 |
| 4034H | Character <br> Drum <br> (Upper + Lower Case) | $\begin{aligned} & 4 \text { to } \\ & 163 / 4 \end{aligned}$ | $240$ <br> Lines/Min | 136 | 136 | 1 |

$00-009720$

## INSTRUCTIONS

The line printer is driven by a controller containing a 7 -bit Character Buffer and a 1 -bit Status Register.

Two I/O instructions are used to program the line printer. The first of these is used to transmit characters to the printer and the second is used to determine the status of the printer.

The line printer controller's Busy and Done flags are controlled by the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Sets the Busy flag to 1 and the Done flag to 0 . Transfers the contents of the Character Buffer in the controller to the Zone Buffer of the printer. If a Start command is issued when the Zone Buffer is one character short of being full, or the last code loaded into the Zone Buffer is a control character which initiates printing, the Zone Buffer will be printed. On models 4034G and H , only a control character will initiate printing.
$\mathrm{f}=\mathrm{C} \quad$ Sets the Busy and Done flags to 0 without affecting the contents of either the Character Buffer or the Zone Buffer.
$\mathbf{f}=\mathbf{P} \quad$ No effect.
$\mathrm{DOA}<\underline{\underline{\mathrm{f}}>}$ ac, LPT


Loads bits $9-15$ of the specified $A C$ into the controller's Character Buffer. On serial-dotmatrix printers, also loads bit 8 for vertical formatting. Ignores bits 0-7. Sets the controller's Busy and Done flags according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-7$ | $-\cdots$ | Reserved for future use. <br> 8 |
| Vertical <br> Format | On serial-dot matrix print- <br> ers will cause vertical tab- <br> bing when set to 1. <br> The ASCII code for the <br> character to be transmitted. |  |

## READ STATUS

DIA $<\underline{\underline{f}}>\quad \underline{\underline{\mathrm{ac}}, \mathrm{LPT}}$

| 0 | 1 | 1 | AC | 0 | 0 | 1 | F | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Places the contents of the controller's Status Register into bit 15 of the specified AC. Sets bits 0-14 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-14$ | --- | Reserved for future use. <br> 15 |
| Ready | The line printer is on <br> lise with no faults and <br> a character. |  |

## PROGRAMMING

Line printers are output-only devices with the capability of sending status information to the program. They are programmed similarly to Teletype output in that output is one character at a time. The difference lies in the fact that line printers contain a Zone Buffer in which all characters are stored before printing.

Output is done through a Character Buffer in the controller. A Load Character Buffer instruction (DOA) loads the contents of an accumulator into the Character Buffer of the controller. A Start command loads the contents of the Character Buffer into the Zone Buffer of the line printer. When a Start command is issued, the Busy flag is set to 1 , and the Done flag is set to 0 while the contents of the character Buffer are being transferred to the Zone Buffer. Upon completion of the transfer, the Busy flag is set to 0, while the Done flag remains 0 .

The contents of the Zone Buffer will be printed under the following conditions:

Model 4034A and B - The last character transferred to the Zone Buffer either filled the zone or was one of the control characters: Carriage Return, Line Feed, or Form Feed.

Model 4034C and D - The last character transferred to the Zone Buffer either filled the Zone Buffer or was a Carriage Return.

Model 4034G and H - The last character trans ferred to the Zone Buffer was one of the control characters: Carriage Return, Line Feed, or Form Feed.

While printing, the Busy flag is set to 1 and the Done flag is set to 0 . Upon completion of the print cycle, the Busy flag is set to 0 and the Done flag
is set to 1 , thus initiating a program interrupt request. If the zone printed was the last zone on the line, a Carriage Return is automatically executed, except on models 4034 G and H .

If a Carriage Return is executed either automatically or by a command received from the program, the line will be overwritten by the next line printed, unless the Line Feed command is issued. Line overprinting may be desired in order to obtain special characters, e.g. $\neq$ is obtained by over printing a slash and an equal sign.

Formatting of the output is accomplished as follows:
Horizontal tabbing for both types of printers is done by loading the Character Buffer with a space and issuing a Start command for every column to be spaced.

Vertical tabbing operations are accomplished by loading the Character Buffer with a Line Feed command, and then issuing a Start command for every line to be spaced. Upon completion of the operation, the Busy flag is set to 0 and the Done flag is set to 1 , thus initiating a program interrupt request. The serial-dot matrix printers can also perform vertical tabbing operations under the control of a vertical format tape. Tabs are placed at intervals along the tape by punching holes in the tape. Vertical formatting is initiated when the Character Buffer contains a 1 in bit 8 and is loaded into the Zone Buffer.

The serial-dot matrix printers also have a Delete command which clears all the characters previously entered into the Zone Buffer.

The line printer has a 1-bit Status Register which may be checked to determine if the printer is ready to receive data. In order to accomplish this, a Read Status instruction (DIA) is used. A Read Status instruction loads the contents of the Status Register into the specified accumulator. Status should be checked before attempting to operate the printer.

## CONTROL CHARACTERS

Three Control Character Functions are available for all the line printers; Carriage Return, Line Feed, and Form Feed. The actual effects of these commands are as follows:

Carriage Return $<015_{8}>$
The present contents of the Zone Buffer are printed; when the next printable character is received, it will be placed in the leftmost position of the first zone.

Line Feed < $012_{8}>$
a) Character Drum Printers

The present contents of the Zone Buffer are printed, and the paper is spaced one line. When the next printable character is received, it will be placed in the leftmost position of the first zone.
b) Serial-Dot Matrix Printers

The paper is spaced one line. The Zone Buffer is not printed and the contents remain untouched. The next printable character received will be placed in the next position in the Zone Buffer.
Form Feed $\left\langle 014{ }_{8}>\right.$
a) Character Drum Printers

The present contents of the Zone Buffer are printed, and the paper is spaced to the top of the next form. When the next printable character is received, it will be placed in the leftmost position of the first zone.
b) Serial-Dot Matrix Printers

The paper is advanced to the top of the next form. The contents of the Zone Buffer are left untouched. When the next printable character is received, it is placed in the next position in the Zone Buffer.

The following four control character functions are available on the Serial-Dot Matrix Printers in addition to the three commands listed above:

Vertical Tab < $2 \mathrm{xx}_{8}>$
Moves the paper until the next hole is reached on the paper control ribbon. The Zone Buffer is also loaded with the character denoted by xx. The contents of the Zone Buffer remain unchanged.
Delete $<177_{8}>$
All characters present in the Zone Buffer are deleted. The next suitable character received will be placed in the leftmost position of the present zone.
Expanded Characters $<016_{8}>$
Prints the characters double size in the horizontal axis so that instead of printing 132 characters per line, only 66 characters may be printed on a line. This function may be selected at any time prior to the Carriage Return in any line. If more than 66 characters have been entered, the excess characters are deleted.

Bell $<007_{8}>$
Generates a 2 second audible tone in the speaker at the rear of the printer. The contents of the Zone Buffer remain unchanged.

The following two commands are implemented on the model 4034D Serial-Dot Matrix Printer.

Select <021 ${ }_{8}>$
Allows the printer to receive data. This is the same as activating the printer select switch.
De-Select $<023_{8}>$
Places the printer off-line; this is the same as deactivating the select switch.

## TIMING

There are two timing cycles for the programmer to be concerned with when outputting to the line printer. These are character cycle time and print cycle time. The character cycle time is the time it takes to load a character into the Zone Buffer. This time is either 2,6 , or 12 microseconds, depending upon the type of printer. Print cycle time is the time it takes to print a zone. Print cycle times vary from printer to printer, and depend upon the number of characters being printed. But, print cycle times are long enough to warrant the use of an interrupt handler for the line printer.

In an interrupt routine, characters should be output to the Zone Buffer successively. When the Zone Buffer is printing, the routine should return control to the main program. To test for the zone being printed, the program should wait the character cycle time, after the output, and then test for Busy being 1. If the Busy flag is 1 , then the printer has entered the print cycle, and the routine should return control to the main program awaiting an interrupt.

To print at the maximum rate, the line printer's Zone Buffer should be completely loaded within 200 microseconds after the end of a print cycle. For timing characteristics of the various models, see the table of line printer specifications, below.

Line Printer Specifications

| Model | Type | Paper <br> Width (inches) | Full Line Print Rate | Full <br> Line Length | $\begin{aligned} & \text { Zone } \\ & \text { Size } \end{aligned}$ | Number <br> of Zones | Character Cycle Time ( $\mu \mathrm{s}$ ) | Print Cycle Time | Line Feed (ms) | Carriage Return (ms) | Slew Speed |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4034A | Character <br> Drum | $\begin{aligned} & 4 \text { to } \\ & 197 / 8 \end{aligned}$ | $\begin{aligned} & 256 \\ & \text { Lines/Min } \end{aligned}$ | 80 | 20 | 4 | 6 | $34$ <br> ms/Zone | 20 | 4 | $\begin{aligned} & 20 \\ & \mathrm{~ms} / \text { Line } \end{aligned}$ |
| 4034B | Character <br> Drum | $\begin{aligned} & 4 \text { to } \\ & 197 / 8 \end{aligned}$ | $\begin{aligned} & 245 \\ & \text { Lines/Min } \end{aligned}$ | 132 | 24 | $51 / 2$ | 6 | $34$ <br> ms/Zone | 20 | 4 | $\begin{aligned} & 20 \\ & \mathrm{~ms} / \text { Line } \end{aligned}$ |
| 4034C | ```Serial-Dot Matrix 5x7``` | $\begin{aligned} & 4 \text { to } \\ & 147 / 8 \end{aligned}$ | $165$ <br> Characters/ <br> Sec | 132 | 132 | 1 | 12 | $\begin{aligned} & 5.5 \\ & \mathrm{~ms} / \text { Character } \end{aligned}$ | 70 | 2.75 | $\begin{aligned} & 70 \\ & \mathrm{~ms} / \text { Line } \end{aligned}$ |
| 4034D | $\begin{aligned} & \text { Serial-Dot } \\ & \text { Matrix } \\ & 7 \mathrm{x} 9 \end{aligned}$ | $\begin{aligned} & 4 \text { to } \\ & 147 / 8 \end{aligned}$ | 165 <br> Characters/ <br> Sec | 132 | 132 | 1 | 12 | $\begin{aligned} & 5.5 \\ & \mathrm{~ms} / \text { Character } \end{aligned}$ | 70 | 2.75 | $\begin{aligned} & 70 \\ & \mathrm{~ms} / \text { Line } \end{aligned}$ |
| 4034G | Character Drum | $\begin{aligned} & 4 \text { to } \\ & 163 / 4 \end{aligned}$ | $300$ <br> Lines/Min | 136 | 136 | 1 | 2 | $50$ <br> ms/Zone | 50 | -- | $\begin{aligned} & 8.3 \\ & \mathrm{~ms} / \text { Line } \end{aligned}$ |
| 4034H | Character <br> Drum <br> (Upper + Lower Case) | $\begin{aligned} & 4 \text { to } \\ & 163 / 4 \end{aligned}$ | $240$ <br> Lines / Min | 136 | 136 | 1 | 2 | $\begin{aligned} & 50 \\ & \mathrm{~ms} / \text { Zone } \end{aligned}$ | 50 | -- | $\begin{aligned} & 8.3 \\ & \mathrm{~ms} / \text { Line } \end{aligned}$ |

## PROGRAMMING EXAMPLE

The line printer may be programmed efficiently only through the use of an interrupt service routine. If interrupts are disabled, then the program must wait the entire print cycle time before it may continue processing. The following routine demonstrates a procedure for programming the line printer using interrupts.

To initiate printing, a Jump to Subroutine instruction (JSR) to PRINT is used, where AC0 contains the starting location of the data in the form of a byte pointer (format below).


| Bits | Name | Contents |
| :---: | :---: | :--- |
| $0-14$ | Address | Address of first word <br> of output data. |
| 15 | Pointer | Left or right byte of word <br> $0=$ left, $1=$ right |

The routine loads the Zone Buffer, character by character, and when the zone begins to print, it returns to the main program. It tests for the beginning of the print cycle by waiting for one character cycle time in a timing loop after each character is loaded in the Zone Buffer, and then testing the Busy flag: If the Busy flag is 1, the print cycle has begun and the routine returns control to the main program.

Data is packed two characters per word, left to right, and the end of data is signified by a null character $\left(0_{0} 0_{8}\right)$. The routine sets the byte pointer to 0 when done to signify that it is not in use, and may be called by another JSR to PRINT.

If this routine is called again before it has printed the entire file, the program waits until the file is completed.

```
* LINE FRINTEF SEFUICE, USING INTEFFUFTS
.LDC 1
; RUMMY INTERFUFT HANLILEE
INTEFE: SKFFIZ LFT #LFT INTEFFLFTT?
    JMF LFYSF ;YES, GO TO SEFUTCE FOUTINF
    HALT #NOFMALLY WOULI CHECK FOF OTHEF INTEFFLFFS
    . LOC 300
; SURROUTINE TG FRJNT A STRING OF EYTFS- JSF'FII TO EY MAIN FROGFAM
FRINT: STA 1,SAUE1 :SAUE ACI
    LDA 1,EFTFR ;LOAII FYYE FOINTFF
    MOU* 1,I,GZZF ;IF FYTE FOINTEF IS NOT O, LFTT TS IN USE, GO
    JMF: --2 ;WAIY TTLL TIONF
    LIA 1,SAUEI FESTORE ACI
    STA O,BFTF: IINITTALIZE RYTE FOINTER
    JMF LFTIFF ;ENTEF IIFJUEF SUBFOUTTNE
SAVEI: 0
# LFT INTEFFUFT SEFUICE FOUTTNE -..IMF'GEII TO EY MAIN INTEFFUFT HANII EF
IFTSF: STA 3,SAVE3 :SAVE ACS
    JSK LFTIFF GCALL IIFJVEF SURFOUTINE
    LIA 3,SAUEZ ;FESTORE AC3
    INTEN
    JMF: OO FEETUFN TO INTERFUFTELI FROGFIAM
SAUES: 0
```

(CONTINUED)

```
; LFT LFIVEF SUBFOUTINE-ENTEFEI FFOM EITHEFFFGINT OF LFTSF:RETURNS UJA ACZ
LFTIFE STA O.SAVO ;SAVE ACO
    STA 1,SAU1 ;SAUE AC1
    STA 2,SAV2 ;SAVE ACO
    MOUL 3,3 SAUE AC3 WITH CAFEFY
    STA 3.SAUZC
    LIA O,BFTE ;LOAII EYTE FOINTEF
    ITA 1,LFT FFEALI STATUS
    MOUn 1,1,SNK SSTATUS O.K.?
    JMF EFEFOF ;NO,THEN EFFOF
    LMA 3,C37% ;MASK TO CHECK FOF END OF IIATA
LOOF: MOUZF 0,2 ;CHANGE FYTF FOINTEF TO WOFII FOINTEF
    L.DA 1,0,2 ;LOALI IIATA
    MOU# 0,O,SNC ;LEFT OF FIGHT EYTE?
    HOUS 1.1 ;LEFT, THFN SWAF'
    #NO-OFS FOK IIELAY-CHECK FFINTER ANII FROCESSOK TIMJNG
    NTOO
    NTOO
    NJO O
    JMF:
    SKFBZ LFT ;LFT STJLL RUSY?
    JMF ZONE ;YES, THEN FFJNTJNG TONE
    ANM:# 3,1,SNK %NULI. BYTE?
    JMF TIONE: YYES, THEN IINNE
    IIOAS 1,LFT ;NO, THEN FFEINT
    INC O,O INCFEMENT BYTE FOINTEF
    IMF LDOF ;GET NEYT IIATA
```



## COMMERCIAL I/O SUBSYSTEM MODELS 4215-19, 4244-45

## PROGRAMMING SUMMARY

DCLPDevice Code ..... 17
Priority Mask Bit ..... 12
Maximum Allowable Data Channel Latency ..... (infinity)

## ACCUMULATOR FORMATS

Format Disable
(DOA)


Load Memory Address Counter
(DOB)


Load Byte Counter
(DOC)


Read Status
(DIA)

- ${ }_{0}$

Read Memory Address Counter (DIB)


## Read Byte Counter

 (DIC)> 2's COMPLEMENT OF THE BYTE COUNT

## S, C AND P FUNCTIONS

S Sets the Busy flag to 1 , the Done flag to 0 and initiates operation.

C Sets the Busy, Done, Tab Runaway, and Status flags to 0 and stops operation.

P No effect.

## INTRODUCTION

Data General's commercial I/O subsystem line printers receive their output via the data channel. This reduces the amount of programming overhead required, since the subsystem controller accesses the computer's memory directly for printing data. Additional features such as horizontal tabbing and a direct access vertical formatting unit provide for format changes controlled by the system's program.

Six different printers are available in commercial I/O subsystems:

Model 4215-64 character (upper case)
Model 4216-96 character (upper and lower case)
Model 4218-64 character (upper case)
Model 4219-96 character (upper and lower case)
Model 4244-64 character (upper case)
Model 4245-96 character (upper and lower case)
600 lines/min.
436 lines/min.
300 lines/min.
240 lines/min.
900 lines $/ \mathrm{min}$.
720 lines/min.

The printers require standard, edge-punched, fanfold paper with 11 inches between folds. The paper may be from 4 to 16.75 inches wide. At the wideset paper size, up to 136 columns per line are available for printing. In addition, each printer can print 6 or 8 lines per inch, according to the operator's selection.

The printer subsystem receives the control and format commands and the data to be printed from the computer's memory via the data channel. Data and control information may be intermixed in the same block. The largest block of data and control information which can be transferred to the subsystem in one operation is 32,768 bytes.

An optional programmable interval timer (PIT) also resides on the subsystem controller board.

## INSTRUCTIONS

The line printer controller contains four program accessible registers: 116 -bit Memory Address Counter and Byte Pointer, a 16-bit Byte Counter, a 4 -bit Status Register, and a 1-bit Format Disable flag. The Memory Address Counter is self-incrementing and contains the memory location of the next word (pair of bytes) to be sent to the subsystem and an indicator for the starting byte (either high or low order) to be used in the operation. The Byte Counter contains the two's complement of the number of by tes to be sent to the subsystem. The Status Register contains all the information flags for the line printer. The Format Disable flag allows programmer control over the formatting capabilities of the subsystem.

Six instructions are used to program data channel transfers to the controller. Three of these instructions supply the controller with all the necessary information for any print operation. The remaining three instructions allow the program to determine, in detail, the current state of the subsystem.

The line printer controller's Busy and Done flags are controlled using two of the device flag commands as follows:
$\mathbf{f}=\mathbf{s}$ Sets the Busy flag to one and the Done flag to zero. Initiates data channel block transfer.
$\mathbf{f}=\mathbf{c}$ Sets the Busy, Done, Tab Runaway, and Status Change flags to 0 . Stops operation.
$\mathbf{f}=\mathbf{p}$ No effect.
IORST Performs the same functions as the Clear (C) command and sets the Format Disable flag to 1. Zeroes the Byte Counter, the Memory Address Counter and the Byte Pointer. Clears Tab and Vertical Format memory selection.

## Format Disable

DOA (f) $a c$, DCLP

| 0 | 1 | 1 | AC | 0 | 1 | 0 | $F$ | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bit 0 of the specified AC into the controller's Format Disable flag. Ignores bits 1-15. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified accumulator is as follows.


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0 | Format <br> Enable <br> --- | A $\emptyset$ enables formatting features. <br> Reserved for future use. |

## Load Memory Address Counter

DOB [f] ac, DCLP

| 0 | 1 | 1 | AC | 1 | 0 | 0 | F | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified AC into the controller's Memory Addreses Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :--- |
| $0-14$ | Memory <br> Address | Location of the first word in memory to be <br> used for the data channel transfer. |
| 15 | Byte <br> Pointer | Indicator for first byte to be used in the <br> operation. <br> When zero - high order byte. <br> When one - low order byte. |

## Load Byte Counter

DOC [f] ac, DCLP

| $\begin{array}{lllll}0 & 1 & 1\end{array}$ | AC |  | 1 | 10 | F |  | 0 | 0 | 1 |  | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01712 | ${ }_{3}{ }^{\text {¢ }}$ | 5 |  | 617 | 8 | 9 |  | 11 | + |  | 3 | 14 | 15 |

Loads bits $0-15$ of the specified AC into the controller's Byte Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0-15 | - Byte <br> Count | Two's complement of the number of bytes to <br> be transferred. |

## Read Status

DIA [f] ac, DCLP

| 0 | 1 | 1 | $A C$ |  | 0 | 0 | 1 | F | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Places the contents of the controller's Status Register in bits $12-15$ of the specified AC. Sets bits $0-11$ to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The format of the specified accumulator is as follows:


| Bits | Name | Meaning When 1 |
| :---: | :---: | :--- |
| $0-11$ | --- | Reserved for future use. |
| 12 | Tab <br> Runaway | A tab operation has been specified, but no tab <br> stops were found. <br> 13 |
| Status <br> Change |  |  |
| 14 | Ready <br> Rer both of the printer status lines (READY <br> RoNLINE) have changed state. |  |
| 15 | On Line printer is ready. |  |
| The line printer is on line to the processor. |  |  |

## Read Memory Address Counter

DIB [f] ac, DCLP

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | $F$ |  | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 0 | 13 | 14 | 15 |  |  |  |  |  |  |  |  |  |

Places the contents of the controller's Memory Address Counter in bits 1-15 and the current Byte Pointer in bit 0 of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0 | Byte Pointer | Indicator for byte to be acted on next. <br> When zero - high order byte. <br> When one - low order byte. |
| W-15 | Memory <br> Address | Location of the next word in memory to be <br> used for a data channel transfer. |

## Read Byte Counter

DIC [f] ac, DCLP

| 0 | 1 | 1 | $A C$ | 1 | 0 | 1 | $F_{i}$ | 0 | 0 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the controller's Byte Counter in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0-15 | -Byte <br> Count | Two's complement of the current byte count. |

## PROGRAMMING OVERVIEW

The controller obtains data from the processor's memory and transfers it to the printer. Data consists of characters to be printed, parameters of data transfers, control characters, tab information, and vertical format information.

## Data Transfers

The controller obtains data a block at a time from the processor's memory via the data channel, with two bytes packed into each word. The size of the block transferred is determined by the user program. A maximum of 65,536 bytes ( 32,768 words) can be transferred in one operation.

Before a block transfer is initiated, the user program supplies the controller with the size and the location in memory of the block. The DOB instruction sends the starting memory address and the DOC instruction sends the starting core address. These instructions can be issued in any order.

The transfer begins when the Start command is issued. Once the transfer is initiated, the controller unpacks the bytes in a left-to-right sequence and strobes them out to the printer individually. The high-order byte (bits $0-7$ of the data word) is sent first.

When all the bytes in the specified block have been transferred to the controller, the controller requests a data channel interrupt.

## Byte Indicator

In addition to supplying the controller with the starting memory address, the DOB instruction supplies the controller with an indicator for which byte (i.e., left or right) in the first word the transfer is to begin with. This bit is called a byte indicator. If the byte indicator is a zero, the transfer begins with the high order byte, (data bits $0-7$ ). If the byte indicator is a one, the transfer begins with the low-order byte (data bits 8-15).

When the transfer begins with the low-order byte, the high-order byte of the first word is not considered to be part of the block. The transfer continues with the high-order byte of the second word.


## Status Change Monitor

The controller monitors the printer's status lines, READY and ON LINE, while the subsystem is powered on. Should either of these two lines change state, an error flag is set and a program interrupt is initiated. The status change flag is reflected in bits $13-15$ of the accumulator specified for the DIA instruction.

## Formatting

This subsystem features facilities for both horizontal and vertical tabbing. In order to use these facilities, the user program must enable formatting by issuing the DOA instruction with bit zero of the specified accumulator set to zero. The reason for this is that the IORST instruction disables formatting.

Both of these features use special memories which are loaded with data block transfers. After these memories are loaded, the user program must issue the DOA instruction with bit zero of the specified accumulator set to one to preserve the contents of these memories.

## HORIZONTAL TABBING

The controller features a special memory which provides a means of setting and clearing horizontal tab stops in any of 135 columns. You cannot set a horizontal tab stop in column 0 . Loading the memory and specifying a tab operation are both accomplished by data block transfers to the controller.

The memory contains $256_{10}$ 1-bit locations, each of which must be set or cleared individually. If the tab feature is used, the tab memory must be loaded each time the controller is powered up, since the tab memory is volatile.

## Setting and Clearing Tab Stops

The tab memory starts loading when a DLE character ( $20_{8}$ ) is encountered in the serial byte stream. After the controller receives this charcter, it loads the least significant bit of the next 256 bytes (bits 7 and 15 of each word) into successive locations in the tab memory beginning with column one. A one bit sets a tab stop and a zero bit clears a tab stop. A DC1 character ( $21_{8}$ ) encountered in the byte stream terminates the tab memory load.

Each bit in the tab memory represents one column on the printer. Although there are only 136 printing columns, all 256 locations in the tab memory must be loaded. All columns after 136 must be set to zero to avoid erroneous printout.

NOTE The tab memory is addressed serially, and therefore all locations must be set or cleared individually.
The tab memory is addressed by a column counter, which always points to the NEXT column to be printed. Because of this, the first column, column zero, cannot be addressed and tab stops must be set one column prior to the one in which printing is to begin after a tab stop. For example, if a tab stop is set in column 20, printing begins in column 21 after a tabbing operation is specified.

After the tab memory has been loaded, the column counter must be cleared so that it addresses column one. This is accomplished by sending a carriage return, form feed, or line feed character. It may also be accomplished by sending a vertical format command after the vertical format unit's memory has been loaded.

## Tabbing Operation

A tabbing operation is performed by the printer when the controller encounters an HT character ( $11_{8}$ ) in the serial byte stream. During a tab operation, the controller scans the tab memory and outputs space characters until a one bit is detected. Printing continues with the first column following the tab stop. Should a tab operation be specified and the tab memory not loaded, an error flag is raised in the controller, which sets the DONE flag and initiates an interrupt request. This error flag is reflected in bit 12 of the accumulator specified in a DIA instruction.

## VERTICAL TABBING

The user program directs paper advancement on this subsystem by sending either a line feed character, form feed character, or a vertical format command to the controller. Depending on which of these types of information is transmitted, the paper may advance from one to 143 lines in one operation.

## Line Feed and Form Feed

The line feed and form feed characters may be transferred to the printer along with characters to be printed. Receipt of the line feed character causes the printer to advance one line. Receipt of the form feed character causes the printer to advance to the top line of the next 11 inch form (at 6 lines per inch).

## Vertical Format Commands

Vertical format commands are of two types: a command to skip a specific number of lines (up to fifteen), or a command to skip lines until a "one" bit is detected in a specified location in the vertical format memory. The latter type is a Channel Select command. To use it, the program must pre-load the vertical format memory via a data block transfer.

Vertical format commands are 8-bit codes and must be preceded in the byte stream by a DC2 character ( $22_{8}$ ). A typical byte sequence for vertical format command specification is shown below.

| WORD N | HIGH-ORDER BYTE | LOW-ORDERBYTE <br> 89101112131415 |
| :---: | :---: | :---: |
|  | DATA BYTE | DC2 (VFN BYTE NEXT) |
| $N+1$ | VFN COMMAND | DATA |
| $N+2$ | DATA | DATA |
| NOTE: DC2 could have been a high-order byte. |  |  |
| DG-05982 |  |  |

## Step Count Line Advance Command

Within the command code, data bit 3 or 11 distinguishes between the two types of vertical format commands. If this bit is a one, the printer interprets the command as a "Stop Count Line Advance". This command causes the paper to advance from one to fifteen lines, depending upon the code received. The possible codes are shown in the following table.

## VERTICAL FORMAT CONTROL CODES FOR STEP COUNT LINE ADVANCE

| Data Bits |  |  |  |  |  |  |  | Step Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Left Byte 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |
| Right Byte 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| 1 | x | $\times$ | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | $x$ | $x$ | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | $x$ | $x$ | 1 | 0 | 0 | 1 | 0 | 2 |
| 1 | x | $x$ | 1 | 0 | 0 | 1 | 1 | 3 |
| 1 | X | X | 1 | 0 | 1 | 0 | 0 | 4 |
| 1 | x | $x$ | 1 | 0 | 1 | 0 | 1 | 5 |
| 1 | x | $x$ | 1 | 0 | 1 | 1 | 0 | 6 |
| 1 | X | x | 1 | 0 | 1 | 1 | 1 | 7 |
| 1 | x | $x$ | 1 | 1 | 0 | 0 | 0 | 8 |
| 1 | x | $x$ | 1 | 1 | 0 | 0 | 1 | 9 |
| 1 | x | $\times$ | 1 | 1 | 0 | 1 | 0 | 10 |
| 1 | x | x | 1 | 1 | 0 | 1 | 1 | 11 |
| 1 | x | x | 1 | 1 | 1 | 0 | 0 | 12 |
| 1 | x | $\times$ | 1 | 1 | 1 | 0 | 1 | 13 |
| 1 | $x$ | x | 1 | 1 | 1 | 1 | 0 | 14 |
| 1 | X | $\times$ | 1 | 1 | 1 | 1 | 1 | 15 |

The programmer does not set the leftmost bit; it is set to 1 by the controller of any byte following a DC2 character in the byte stream. The next two bits from the left are irrelevant.

If the number of lines to be skipped is greater than the number of lines remaining on the page, the paper advances to the top of the next form and then advances the number of lines specified.

## Channel Select Command

If data bit 3 or 11 (the fourth bit from the left) is a zero, the printer interprets the code as a Channel Select command. When this command is received, the paper advances until a "one" bit is detected in a specified location in the vertical format unit's memory. Before this command can be used, the unit's memory must be pre-loaded as described below.

Loading the Vertical Format Unit Memory - The vertical format memory on this printer is electronic but it simulates the common paper-tape type of vertical format unit. Such a unit consists of a paper tape loop that feeds, via sprocket holes running down the center of the tape through a paper tape reader located inside the printer. When the paper tape advances one sprocket hole, the page being printed advances one line.

The paper tape is divided into vertical columns called channels. A hole punched in a channel indicates a vertical tab stop. Vertical tabbing is controlled by the user program. When a command is issued to select a specific channel, the paper advances, along with the paper tape loop until a hole is detected in the channel specified. When a hole is detected by the reader, the paper stops advancing and printing resumes until the next paper advancement command is received.


The vertical format unit on this printer is a circulating electronic memory. This memory has 143 12-bit locations, each of which represents one line of paper. Thus this unit can format forms up to 23.9 inches at 6 lines per inch or 17.9 inches at 8 lines per inch. Each location in the memory contains 12 channels. Each of these channels is represented by one bit of a data word. The following table illustrates the correspondence between the 12 channels and the bits of a data word.

| Data Bit Number |  |  |  | Data Bits |
| :---: | :---: | :---: | :---: | :---: |
| FIRST BYTE (High Order) | [0 |  | [ 8 | X |
|  | 1 |  | 9 | 1 |
|  | 2 |  | 10 | Channel 6 |
|  | 3 | FIRST BYTE | 11 |  |
|  | 4 | (Low Order) | 12 |  |
|  | 5 |  | 13 |  |
|  | 6 |  | 14 |  |
|  | 7 |  | 15 | $\downarrow$ |
|  | [ 8 |  | [ 0 | Channel 1 |
|  | 9 |  | 1 |  |
|  | 10 |  | 2 | 1 |
| SECOND byte (Low Order) | 11 | SECOND BYTE |  | Channel 12 |
|  |  | (High Order) |  |  |
|  | 13 |  | 5 |  |
|  | 14 |  | 6 | $\downarrow$ |
|  | 15 |  | 7 | Channel 7 |

A data bit set to 1 indicates a vertical tab stop for the channel that it represents. When a channel select command is received, the memory circulates, advancing one line per memory location until a "one" bit is detected in the channel specified.

The vertical format memory begins loading whenever a DC3 character $\left(23_{8}\right)$ is detected in the byte stream. The first two bytes received after the DC3 character are interpreted by the printer as format information for the first line of the paper, the second two bytes are used for the second line, and so on, up to a maximum of $286_{10}$ bytes, which represents 143 lines. The memory terminates loading when a DC4 character $\left(24_{8}\right)$ is detected. The DC4 character must always follow the second byte of information for a line. The vertical format memory does not store incomplete data. It must have an even number of data bytes.

The entire 143-line memory does not have to be loaded. However, when it is, the DC4 character must follow the 286th byte of information; otherwise an error indication is returned to the controller from the printer.

Each odd-numbered byte following the DC3 character (i.e., first byte, third byte, fifth byte, etc.) is used to load the first six channels into the vertical format memory. Each even numbered byte (i.e., second byte, fourth byte, etc.) is used to load the second six channels of the memory. The illustration below shows a typical data block set-up that is used for loading the vertical format memory.

NOTE After a valid memory load operation has been completed, the first line loaded into the memory is assigned to the line on the paper presently at the print station. For this reason, it is convenient to provide the top-of-form indication in the first line of the memory. The vertical format unit regards any bit set to one in channel 1 (channel 1 is the low-order bit of the first byte after a DC3) as a top-of-form indicator.
NOTE Sending a second DC4 character, after the memory load operation has been completed, recirculates the memory and thereby reorients the top-of-form and other channel stops with the proper place on the paper.

MEMORY MAP IN THE COMPUTER FOR LOADING THE VFU FOR M-N LINES/PAGE


NOTE: The DC3 code could have been in the low-order byte of the word N. If so, the DC4 code would be in the high-order byte of word $M+1$.

DG-05985

Selecting A Channel - Again, all vertical format command codes must be preceded in the byte stream by a DC2 character. The command codes that select a specific channel are shown in the following table.

| Data Bits (Controller) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |
| 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |  |
| 1 | 1 | x | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 1 | 1 | x | 0 | 0 | 0 | 0 | 1 | 2 |  |
| 1 | 1 | x | 0 | 0 | 0 | 1 | 0 | 3 |  |
| 1 | 1 | x | 0 | 0 | 0 | 1 | 1 | 4 |  |
| 1 | 1 | x | 0 | 0 | 1 | 0 | 0 | 5 |  |
| 1 | 1 | x | 0 | 0 | 1 | 0 | 1 | 6 |  |
| 1 | 1 | x | 0 | 0 | 1 | 1 | 0 | 7 |  |
| 1 | 1 | $\times$ | 0 | 0 | 1 | 1 | 1 | 8 |  |
| 1 | 1 | x | 0 | 1 | 0 | 0 | 0 | 9 |  |
| 1 | 1 | $x$ | 0 | 1 | 0 | 0 | 1 | 10 |  |
| 1 | 1 | $x$ | 0 | 1 | 0 | 1 | 0 | 11 |  |
| 1 | 1 | $\times$ | 0 | 1 | 0 | 1 | 1 | 12 |  |

On models 4216 and 4219, channels 6 and 12 are not defined as in the above table. If a "hole" is desired in either of these channels, a zero must be loaded. Channels 1 through 5 and 7 through 11 are loaded with a one for a desired "hole".

## Perforation Skipover

Another feature of the vertical format unit on this printer is called perforation skipover, which provides for paper advancement after the bottom-of-form indicator has been detected by the printer. This feature is most often used to skip perforations separating forms; it may be used with or without a pre-loaded vertical format memory.

## Default Setting

If the perforation skipover is used without pre-loading the vertical format memory, a default setting provides 63 printed lines at 6 lines per inch followed by a 3 line skipover.

## Memory Setting

If this feature is used with a pre-loaded vertical format memory, channel one must be set to one for a Top-of-Form indicator and channel twelve must be set to one for a Bottom-of-Form indicator. Both of these indicators should be set only once per form. The skipover may be set for any number of lines (within the limits of the size of the vertical format memory) by pre-loading with null bits the lines that are to be skipped after the Bottom-of-Form indicator has been reached (see illustration below).

## Vertical Tabbing Summary

The accompanying illustration shows a typical byte sequence for paper advancement using both the Channel Select and Step Count Line Advance vertical format commands and the perforation skipover feature.

## VERTICAL FORMAT EXAMPLE

## PROGRAMMABLE INTERVAL TIMER

The model 4217 Programmable Interval Timer (PIT) is a general purpose timer which may be used to generate an interrupt after a programmed interval. Four jumper selectable frequencies drive a 16 -bit counter which is loaded with the two's complement of the desired count. When the counter overflows, the PIT initiates a program interrupt request.

Intervals in the range of one microsecond to 65.536 seconds are possible. The specific intervals for each selectable frequency are as follows:

| Selected <br> Frequency | Time Interval |  |
| :--- | :--- | :--- |
|  | Maximum | Minimum |
| 1 MHZ | 1 MSEC | 65.536 MSEC |
| 100 KHZ | 10 MSEC | 655.36 MSEC |
| 10 KHZ | 100 MSEC | 6.5536 SEC |
| 1 KHZ | 1 MSEC | 65.536 SEC |

## PROGRAMMABLE INTERVAL TIMER

 PROGRAMMING SUMMARY| Mnemonic | PIT |
| :--- | ---: |
| Device Code | 43 |
| Priority Mask Bit | 6 |
| Max. Allow. Int. Lat. | See Timing |

ACCUMULATOR FORMATS
Select Time Delay
(DOA)


Read Time Count Register
(DIA)


## S, C, AND P FUNCTIONS

S
Sets the Busy flag to 1 , the Done flag to 0 , and begins time delay.

C
Sets the Busy and Done flags to 0 and stops the operation.

P
Pulse timing circuit. (Diagnostic use only.)

## INSTRUCTIONS

The PIT contains one program accessible register the 16 -bit Time Count register. This register holds the two's complement of the desired number of clock pulses necessary for the selected time delay. Clock pulses are jumper selectable for 1 microsecond, 1 hundredth of a millisecond, 1 tenth of a millisecond, and 1 millisecond.

Two instructions program data transfers to and from the device. One of these instructions supplies the controller with the desired time interval (or count); the other allows the program to determine the time remaining in the interval.

The Programmable Interval Timer controller's Busy and Done flags are controlled by the device flag commands as follows:
$\mathbf{f}=\mathbf{s}$ Sets the Busy flag to 1 and the Done flag to 0. Begins the selected time delay.
$\mathrm{f}=\mathrm{C}$ Sets both the Busy and Done flags to 0. Selects the longest time interval by setting the Time Count Register to 0 . (If in diagnostic mode, returns to normal mode.)
$\mathbf{f}=\mathbf{P}$ Places the Commercial I/O Subsystem in diagnostic mode. Each subsequent I/O Pulse clocks the entire subsystem. (See note below.)
IORST Performs the same functions as the Clear (C) command.

NOTE When an I/O pulse is issued to the PIT, the 10 MHZ crystal clock is deselected and all subsequent I/O pulses become the clock for the commercial I/O board. While in this "pulse clock" mode, the line printer controller is not operative.

## Select Time Delay

DOA [f] ac, PIT

| 0 | 1 | 1 | AC | 0 | 1 | 0 | F | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified AC into the controller's 16-bit Time Count register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The contents of the specified AC remain unchanged. The format of the specified $A C$ is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| 0-15 | -Time <br> Interval | Two's complement of desired number of <br> microseconds, hundredths of milliseconds, <br> tenths of milliseconds, or milliseconds as <br> selected by the interval selection jumpers. |

## Read Time Count Register

DIA [f] ac, PIT

| 0 | 1 | 1 | AC | 0 | 0 | 1 | F | 1 | 0 | 0 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Places the contents of the controller's 16-bit Time Count register in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The format of the specified $A C$ is as follows:


| Bits | Name | CONTENTS |
| :---: | :---: | :---: |
| $0-15$ | Time <br> Remaining | Two's complement of the number of <br> microseconds, hundredths of milliseconds, <br> tenths of milliseconds, or seconds remaining in <br> the time interval. |

## Programming

The Time Count register is loaded with the two's complement of the desired count with a Select Time Delay instruction (DOA). Loading zero yields a maximum delay for the selected frequency. The time interval begins when a Start pulse is issued.

Once the Time Count register overflows (indicating the end of the time interval), the controller sets the Busy flag to 0 and the Done flag to 1 thus initiating a program interrupt request.

The time remaining in an interval may be determined by issuing a Read Time Count Register instruction (DIA). The number of counts remaining in the interval, expressed in two's complement form, is loaded into the specified AC. However, each time this instruction is issued during a programmed time delay, the count may be offset by plus or minus one count.

The counters are set to 0 and the operation is terminated whenever a Clear flag command or an IORST instruction is issued.

## Diagnostic Mode

Issuing an I/O Pulse flag command to the PIT places the entire commercial I/O subsystem in diagnostic mode. When in this mode, the 10 MHZ master clock controlling both the PIT and the line printer is turned off. Each I/O Pulse flag command issued by the processor to any device is used to supply a clock pulse to the subsystem.

The subsystem can be returned to normal mode by issuing either a Clear flag command to the PIT or an IORST instruction.

## Programming Example

The following program illustrates the use of the PIT in a stand-alone system. When you use the PIT to measure short intervals with high accuracy, we recommend the coding below, since you will not lose the time it takes to go through an interrupt handler. When the intervals are of much longer duration or a high degree of precision is not needed, the short delay caused by going through an interrupt service routine is not significant. The code shown below may be easily adapted to utilize the interrupt system.

Depending on which time interval range is selected by the jumpers, this program measures an interval of 55 microseconds, 55 hundredths of a millisecond, 55 tenths of a millisecond, or 55 milliseconds.

INTDS
NIOC
LDA
DOAS
SKPDN
JMP
JMP
PIT
O,RVFV
O,PIT
PIT
-1
TIMOUT
;DISABLE INTERRUPTS
;SET COUNTERS TO O
;GET NEGATIVE OF COUNT
;SELECT TIME DELAY AND START INTERVAL
;INTERVAL FINISHED?
;NO, KEEP WAITING
;YES, PERFORM APPROPRIATE ACTION. SHOULD CLEAR
;DONE FLAG AND ENABLE INTERRUPTS.

## INCREMENTAL PLOTTERS

## INTRODUCTION

Incremental plotters provide hard-copy graphical output from computer-supplied data. The plotters have three independent functions which allow ten distinct pen and/or paper movements. The three functions are x -axis movement, y -axis movement, and raise/lower pen. Eight pen and/or paper movements are possible by combining $x$ - and y -axis commands as shown in the figure below.


## SUMMARY

MNEMONIC (FIRST CONTROLLER) ..... PLT
DEVICE CODE (FIRST CONTROLLER) ..... 158
MNEMONIC (SECOND CONTROLLER) ..... PLT1
DEVICE CODE (SECOND CONTROLLER) ..... $55_{8}$
PRIORITY MASK BIT ..... 12
MAXIMUM PLOT SIZE
(INCHES)*........ 31x34; 30x1440; 11x1734
STEP SIZE* (INCHES) ..... 002-. 01
(MM) ..... 05-. 25
MAXIMUM RATE*
(STEPS/SECOND) ..... 200, 300
ACCUMULATOR FORMAT
LOAD COMMAND BUFFER ..... (DOA)

S, C AND P FUNCTIONS

C Set both the Busy and Done flags to 0 without affecting the contents of the Command Buffer.

P No effect.
*See plotter specification.

The combination of an $x$ - and $y$-axis movement generates a line 1.414 times the length of the plotter's basic step size. The pen may also be raised or lowered, providing two more commands. Each x - or y -axis command generates one step when sent to the plotter. Any directional movement which is not included in the eight basic directions must be approximated by sequential combinations of the basic steps. The table below contains information on the basic step sizes and stepping rates for the various types of plotters available from Data General Corporation.

| Plotter | Type | Paper Size <br> (inches) | Step | Size* | $\begin{gathered} \text { Step/ } \\ \text { Sec } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4017A | Drum | 12x1440 | .01" | .005*' | 300 |
|  |  |  |  |  |  |
| 4017C | Drum | Roll | $\begin{aligned} & .01^{\prime \prime} \\ & \text { or } \\ & .01 \mathrm{~mm} \end{aligned}$ |  |  |
|  |  |  |  |  |  |
| 4017D | Flatbed | $\begin{aligned} & 31 \times 34 \\ & \text { Sheet } \end{aligned}$ | $\begin{array}{\|l\|} \hline .01^{\prime \prime} \\ .002^{\prime \prime} \end{array}$ | .005" | 300 |
|  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { or } \\ & .05 \mathrm{~mm} \\ & \mathrm{n} 1: \end{aligned}$ | . 10 mm |  |
| 4017E | Flatbed | Fan- |  | . 1005 | 300 |
|  |  | Fan- <br> fold | . 25 mm | . 10 mm |  |

*Each plotter must be ordered with a designated step size.

Two major types of plotters are available: flatbed and drum. Flat-bed plotters use either one rectangular sheet of paper or a fanfold stack of paper for plotting. The flat-bed plotter that uses one sheet generates lines on the $x$-axis by moving the entire carriage rod. On the flat-bed plotter of the fanfold type, lines along the x -axis are generated by moving the paper past the pen carriage.

Both types generate lines along the y -axis by moving the pen carriage along the carriage rod. Drum plotters use a roll of paper which unrolls from a supply reel and rolls onto a take-up reel where it may be removed. Movement along the x -axis is accomplished by moving the paper past the pen carriage, along the drum. Y-axis movement is accomplished by moving the pen carriage along the carriage rod.

## INSTRUCTIONS

The plotter is driven by a controller which contains a 6-bit Command Buffer, two bits for each axis of movement.

One I/O instruction is used in programming the plotter. This instruction loads the controller's Command Buffer with the desired pen movement command.

The plotter controller's Busy and Done flags are controlled by the device flag commands as follows:
$\mathrm{f}=\mathrm{S}$ Set the Busy flag to 1 , the Done flag to 0 , and initiate the pen movement command contained in the Command Buffer.
$\mathrm{f}=\mathrm{C} \quad$ Set both the Busy and Done flags to 0 without affecting the contents of the Command Buffer
$\mathrm{f}=\mathrm{p} \quad$ No effect.

## LOAD COMMAND BUFFER

DOA $<\underline{\underline{f}}>$ ac, PLT

| $0,1,1$ | AC | $0,1,0$ | F |  |  | 0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0+1$ |  | $5{ }^{5} 17$ | 8 |  |  | 11 |  |  |  |  |  |  |

Bits $10-15$ of the specified AC are loaded into the controller's Command Buffer. Bits $0-9$ are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specifies AC is as follows:


| Bits | Name | Command If Set To 1 |
| :--- | :--- | :--- |
| $0-9$ | --- | Reserved for future use. <br> 10 |
| 11 | Raise Pen | Raise the pen off the <br> paper. |
| 12 | -Y | Lower the pen to the <br> paper. <br> Move 1 step in the minus <br> Y direction. <br> Move 1 step in the plus <br> Y direction. |
| 13 | +Y | -X |
| Move 1 step in the minus <br> X direction. <br> Move 1 step in the plus X <br> direction. |  |  |

```
; SUBFROUTINE TO DFAW A LINE
LFIAW: STA 3,SAUZ ;STOFE ACZ
        STA O,CNT ;STOFE CIUNTEF
AGAIN: JSF TEST ;FEALIY?
        IOAS 1,FFLT ;IFAN INCFEMENT
        IISZ CNT FUONE?
        JMF}\mathrm{ AGAIN ;NO, IIFAGW AGAIN
        JMF* ESAUZ ;YES, RETURN
; THIS ROUTINE LOWERS THE FEN
LFEN: STA 3:SAU3 ;SAVE AC3
        LIIA 2,IIOWN ;LOAII AC2 WITH LOWEFI-FEN COMMANII
        JSF TEST #FEALIY?
        IIOAS 2,FLT FLOWEF FEN
        JMF* QSAUZ ;RETUFN
# THIS FOUTINE FAISES THE FEN
fFEN: STA 3,SAUZ ;STORE ACZ
        LIAA 2,UF ;LOAII ACS WITH FAJSE-FEN COMMANII
        JSK TEST ;FEAIIY?
        HOAS 2,FLT #RAISE FEN
        JMF: ESAU3 ;FETUKN
; TEST FOF FLOTTEF FEAIIY
TEST: SKFGZ FLT FFEAIY?
        JMF --1 #NO
        JMF 0,3 #YES
        ; STORAGE AREA
CNT: O STOFAGE LOCATION FOF GUFFOUTINE COUNTER
CNT1: 600 ;LENGTH OF FIFST 3 LINES
CNT2: 10 FLENGTH OF [IASHES
CNT3: 14 ; OF LOOF'S FOF IASHEII LINE
XLINE: 01 ;IFAW LINE + Y
YLINE: 10 ;IFIAW LINE - Y
ANGLE: 06 #NFAAW LINE -X, +Y
IOWN: 20 FLDWER FEN
UF: 40 FFAISE FEN
ISHII: OG ;LFAN LINE +X,+Y
SAVZ: 0
IISHCT: O FCOUNTER FOR IIASHEII LINE
    .ENII START
```


## PROGRAMMING

When the plotter has been placed on-line and the operator has positioned the paper, the pen and/or paper may be moved by the combination of a LOAD COMMAND BUFFER instruction (DOA) and a Start command. A LOAD COMMAND BUFFER instruction will load bits $10-15$ of the specified accumulator into the controller's Command Buffer, ignoring the other bits. Once loaded, a Start command may be issued to move one step in the direction specified by the contents of the Command Buffer. A Start command sets the Busy flag to 1 , the Done flag to 0 , and sends the command to the plotter. When the plotter has completed the command, the Busy flag is set to 0 , and the Done flag is set to 1 , thus initiating a program inter rupt request. Since a Start command does not alter the contents of the Command Buffer, a series of Start commands may be issued to repeat any step.

## TIMING

The time required for a plotter to execute a command depends upon the plotting speed of the particular plotter being used. The following time intervals are measured from the time the Start command is issued to the time the Done flag is set to 1 . If the plotting speed is 200 steps/second, the time required to execute any $x$-axis, $y$-axis or combination of $x$ - and $y$-axis movement is 5 ms . If the plotting speed is 300 steps/second, this time interval is 3.3 ms . All pen-raising and pen-lowering commands in all plotters require 100 ms for execution.

## ADDITIONAL NOTES

Before the plotter is placed on-line, the operator should position the pen at a starting position which is determined by the greatest negative value of both x and y used by the plotting routine. An allowance should be made to provide for margins. After the plot is completed, the pen should always be raised to prevent damaging the plot, either by blots on the paper, or when the plot is removed. Dorted lines may be generated by issuing a penraising or pen-lowering command with either an $x$-axis or a $y$-axis movement. The result of this type of command will be a line segment which is shorter than the basic step size. If a dotted line or if a line segment which is less than the step size is not wanted, the program should avoid issuing such a command.

If the program loads the Command Buffer with contradictory commands such as a plus x and a minus $x$ together, the pen will not move along that axis. However, if a third command is specified without a contradiction, the plotter will execute that third command.

## PROGRAMMING EXAMPLE

The following program illustrates the use of the incremental plotter as a stand-alone operation. The routine draws an isosceles right triangle with a dotted line dividing it in two.


## SECTION IV

## MAGNETIC TAPE

## MAGNETIC TAPE TRANSPORTS

SERIES 4030, 4196, 6020

- MAGNETIC TAPE TRANSPORTS SERIES 6026

DGC CASSETTE SUBSYSTEM

## INTRODUCTION TO MAGNETIC TAPES

Data General offers two different types of magnetic tape storage subsystems: tape transport subsystems and cassette subsystems.

## TAPE TRANSPORT SUBSYSTEMS

Tape transports are popular for storing large quantities of information which the system can afford to have serially accessible. They are ''industry compatible'", because they conform to an industry standard. These drives are therefore an invaluable tool for passing information among normally incompatible computer systems.

The basic recording medium is a magnetic material coated on one side of a long $1 / 2$ inch strip of tape, usually made of mylar. The tape is held on large interchangeable reels (up to 2400 feet per reel) which are mounted on the supply hub of any coaforming transport. When the transport is recording or reading information, the tape is moved from the supply reel past read/ write heads to a take-up reel. As it moves, the heads define parallel data tracks along the surface of the tape. There are either seven or nine tracks on the tape, each track having both a read head and a write head.

Two systems are used for recording data on tape: Non Return to Zero for ones (NRZI) and Phase Encoded (PE). These systems format the tape and record data bits differently. A tape written on a transport using one system cannot be read on a transport using the other system. In general, PE recording allows greater data density on the tape (higher bpi) than NRZI recording.

## Data Formats

## Bits

Data is stored as a ' magnetic event' on the tape by the write head in the transport. As the
tape moves past the write head, a sequence of data bits is written along the length of the tape. The number of data bits per inch (bpi) determines the data density for that transport. Some transports can be selected to operate at two densities.

Industry compatible tape transports contain either 7 or 9 write heads, allowing simultaneous recording of a number of parallel tracks along the length of the tape. The data bits written simultaneously by a number of heads, one bit in each track, define a character on the tape. Each character, therefore, appears across the width of the tape.

## Characters and Bytes

A character is generally composed of a number of data bits and one parity bit. The data bits in a character are collectively called a byte. Seventrack magnetic tape contains a 6-bit byte of data and a parity bit in each character; a 9-track tape contains an 8 -bit byte of data and a parity bit.


DG-00975
Since DGC computers utilize a 16 -bit word length, two bytes from the tape form one computer word as shown below. With a 9 -track tape, the two 8-bit bytes fill one computer word. However, 7 -track tapes provide only 12 data bits for each computer word. The remaining four bits are ignored when writing data on tape. This means that all the 16 -bit computer words have to be reformatted when writing a 7 -track tape to avoid losing the contents of those four bits.


Because the amount of data stored on magnetic tape usually contains several related computer words, the pairs of bytes on the tape for each word are grouped together to form records. A record consists of a number of words (pairs of bytes) which are separated from other records by gaps on the tape. The tape transport can only stop the tape in one of these inter-record gaps (IRG). The record is the smallest possible unit of information addressable on the tape.


Records can be grouped together in files. A file consists of related records and is separated from other files by delimiters called End Of File (EOF) marks.


## Beginning and End Of Tape Markers

The primary reference point on a magnetic tape is the Beginning Of Tape (BOT) marker. This indicator is a reflective tab, placed along one edge of the tape, which provides an absolute reference point for all tape operations. When an operator loads a tape on a transport, the transport positions the tape at the BOT mark. Since this placement occurs automatically on loading, the BOT position is sometimes referred to as the Load Point.

A similar reflective marker is used near the end of a tape. This indicator, called End Of Tape (EOT), is placed along the opposite edge of the tape from the BOT marker. The function of the EOT marker is to provide a warning to the programmer that the tape should not be moved forward lest it come off the supply reel.

## Error Checking

## NRZI

The tape passes the read heads immediately after it passes the write heads. This arrangement allows a read-after-write system of error checking which operates as follows for NRZI systems.

As each byte is received from the computer, the controller adds the correct parity bit and the resulting character is written on the tape. The character is then read by the read heads and a
parity check is performed by the controller. If the parity is incorrect, an error flag is set to 1. In addition to this lateral parity checking, a parity bit is written for each track on the tape when all the characters in the record have been written. This logitudinal parity check character (LPCC), which is separated from data by an End Of Record (EOR) gap, is also checked by the controller in the read-after-write check system. This combination of lateral and longitudinal parity checks is also performed every time a record is read.

Nine-track tapes also have a cyclic redundancy check character (CRCC) written after the record to provide industry compatible tape formats.


DG-00979

## PE

Phase Encoded transports perform a similar read-after-write error check system. If a character in the record contains any errors, as determined by the lateral parity, an error flag is set to 1 . When a record is read, the PE transports can both detect and correct a bad track in the record. This error correction system operates as follows.
When one of the tracks on the tape stops supplying data bits, that track is ignored for the rest of the record and the data bits for that track are reconstructed from the parity information. Thus, the failure of a single track on the tape does not mean a loss of data. If more than one track fails in a record, the data is lost. The preamble and postamble surrounding a record are used to synchronize the error correction system. They are transparent to the programmer.


DG-00980
DGC CASSETTE TAPE TRANSPORTS
The DGC cassette tape subsystem is offered for applications where large amounts of data storage are not needed but a paper tape subsystem appears unwieldy. The data is stored on a single track of magnetic tape which is contained in a removable cassette. Each cassette contains the supply reel of tape as well as the take-up reel. When the transport is recording or reading information, the tape is moved from the supply reel past read/write heads, to a take-up reel. As it moves, the heads define a single data track along its length. There is only one track which has a separate read and write head.

## Data Formats

## Bits and Words

Since a DGC cassette transport records data on a single track along a length of magnetic tape, each bit of a 16 -bit word is written sequentially along that track. Words are written consecutively with no gaps between them.


DG-00981

## Records

Related words, forming a record, are grouped together and each record is serarated from the adjacent records by gaps on the tape called inter-record (IRG) gaps.

The record is the smallest addressable unit of information on a DGC cassette.


## Files

Records can be grouped together in files. A file usually consists of related records and is separated
from other files by delimiters called End Of File (EOF) marks.

## Beginning and End Of Tape Markers

Each cassette tape has a reflective leader and traiter which delimit the end of its tape. Since the cassette can be removed from the transport when the tape is positioned in any interrecord gap, each time a cassette is placed on a transport. the programmer should ascertain that the tape is at the BOT position before attempting any operations.

## Error Checking

The read head is positioned so that the tape passes under it just after it passes the write head. This allows a read-after-write error check system which operates as follows:

As the individual bits are written on the tape, the controller uses the bits to calculate a cyclic redundancy checkword (CRC). Once all the words in a record have been written, and an End Of Record (EOR) gap is inserted, this checkword is written.

While the record is being written, the read portion of the transport reads the data from the tape and the controller independently calculates another checkword and compares it to the original checkword read from the tape at the end of the record. If these two checkwords differ, an error flag is set to 1. A similar check is performed each time a record is read.

## SUMMARY OF SPECIFICATIONS

The table below summarizes the specifications for all the magnetic tape transport and cassette subsystems offered by Data General Corporation.

| Subsystem | Controller | Adapter | Transport |  | Density (bpi) | Tape Speed (ips) | Transfer Rate (Words/Sec) |  |  | Storage Capacity/Unit (Million Words) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\begin{aligned} & \hline 556 \\ & \text { bpi } \\ & \hline \end{aligned}$ | $\begin{aligned} & 800 \\ & \text { bpi } \end{aligned}$ | $\begin{aligned} & 1600 \\ & \text { bpi } \end{aligned}$ | $\begin{aligned} & 556 \\ & \text { bpi } \\ & \hline \end{aligned}$ | $\begin{aligned} & 800 \\ & \mathrm{bpi} \end{aligned}$ | $\begin{aligned} & \hline 160 \mathrm{C} \\ & \mathrm{bpi} \\ & \hline \end{aligned}$ |
| NRZI <br> (MAXIMUM OF 8 TRANSPORTS) | 4030 | $\begin{gathered} P \\ \text { R } \\ 0 \\ \text { V } \\ \text { I } \\ D \\ \text { E } \\ \text { D } \end{gathered}$ | 40301/P | 7 | $\begin{aligned} & 556 \text { OR } \\ & 800 \end{aligned}$ | 45 | 12,600 | 18,000 | --- | 7.5 | 11 | --- |
|  |  |  | 4030J/R | 9 | 800 | 45 | --- | 18,000 |  | --- | 11 | --- |
|  |  |  | 4030K/S | 7 | $\begin{aligned} & 556 \text { OR } \\ & 800 \end{aligned}$ | 12.5 | 3,480 | 5,000 | --- | 7.5 | 11 | --- |
|  |  |  | 4030L/T | 9 | 800 | 12.5 | --- | 5,000 | --- | --- | 11 | --- |
|  |  |  | 4030M/U | 7 | $\begin{aligned} & 556 \text { OR } \\ & 800 \end{aligned}$ | 75 | 21,000 | 30,000 | --- | 7.5 | 11 | --- |
|  |  |  | 4030N/W | 9 | 800 | 75 | --- | 30,000 | --- | --- | 11 | --- |
|  |  |  | $\begin{aligned} & 6020 / 6022 \\ & 6024 \end{aligned}$ | 7 | $\begin{aligned} & 556 \text { OR } \\ & 800 \end{aligned}$ | 75 | 21,000 | 30,000 | --- | 7.5 | 11 | --- |
|  |  |  | $\begin{aligned} & 6021 / 6023 \\ & 6025 \end{aligned}$ | 9 | $\begin{aligned} & 556 \text { OR } \\ & 800 \end{aligned}$ | 75 | 21,000 | 30,000 | --- | 7.5 | 11 | --- |
|  | 6027 | PROVIDED | 6021/6023 | 9 | 800 | 75 | --- | 30,000 | --- | --- | 11 | --- |
| NRZI/PE (MAX OF 8 TRANSPORTS) | 6026 | PROVIDED | 6026 | 9 | $\begin{aligned} & 800 \mathrm{OR} \\ & 1600 \end{aligned}$ | 75 | --- | 30,000 | 60,000 | --- | 11 | 18 |
| PE IMAX. OF 4 TRANSPORTS) | 4196 | PROVIDED WITH 4196A ONLY | 4196A/B | 9 | 1600 | 45 | --- | --- | 36,000 | --- | --- | 22 |
| CASSETTE (MAX OF 8 TRANSPORTS) | 4076 | PROVIDED | 4080,4081 4084,4087 4088,4089 | 1 | $\begin{aligned} & 430 \\ & \text { (AVERAGE) } \end{aligned}$ | $30$ <br> (AVERAGE) |  | 750 |  |  | 067 |  |

## MAGNETIC TAPE TRANSPORTS SERIES 4030, 4096,6020

## SUMMARY

MNEMONIC (FIRST CONTROLLER)........ MTA
DEVICE CODE (FIRST CONTROLLER) ....... $22_{8}$
MNEMONIC (SECOND CONTROLLER).... MTA1
DEVICE CODE (SECOND CONTROLLER) .... $62_{8}$
PRIORITY MASK BIT............................ . . 10
MAXIMUM REEL SIZE (INCHES) $101 / 2$
WORDS/RECORD . .................. . 2 to 65,536
MAXIMUM STORAGE CAPACITY
(WORDS) $\ldots \ldots . .$. . $7,500,000$ to $22,000,000$
MAXIMUM TRANSFER RATE
(WORDS/SEC) .............. 3, 480 to 36,000
MAXIMUM ALLOWABLE DATA
CHANNEL LATENCY ( $\mu \mathrm{SEC}$ ) . . . 432 to 13.8

DATA FORMATS
SEVEN TRACK

NINE TRACK


ACCUMULATOR FORMATS
SPECIFY COMMAND AND UNIT . . . . . . . . (DOA)

(DIA)

LOAD MEMORY ADDRESS COUNTER .... (DOB)


READ MEMORY ADDRESS COUNTER



## S, C AND P FUNCTIONS

S Sets Busy to 1. Done to 0 and start the command.
C Sets all error flags to 0 , selects unit 0 as the addressed transport and Read command.
P No effect.


Data General supplies two types of industry compatible tape subsystems, NRZI and PE. NRZI tape drives are available in both 7-and 9 -track format; at 556 and 800 bits per inch (bpi); and in even or odd parity. The PE tape drive operates at 1600bpi in 9 -track format. Depending on the particular transport, the data transfer rate ranges from 3,480 words/second to 36,000 words/second.

The controller used in the NRZI subsystem can simultaneously accommodate up to eight transports in any combination. The controller used in the PE subsystem can accommodate up to 4 transports. In either type of subsystem, only one transport can be reading, writing or spacing at any one time, but any number of transports can be rewinding simultaneously.

Records on the tape are composed of groups of words ranging in length from 2 to 65,536 words per record, depending on the subsystem. Files are composed of groups of records. The format of the record and file structure is shown on the opposite page. The number of files which can be placed on a reel of tape is dependent on the length of the tape, the information density, the number of words per record and the number of records per file. A full $101 / 2$ inch reel of 1.5 mil tape can store more than 11 million 16 -bit words in an NRZI subsystem or more than 22 million 16 -bit words in a PEsubsystem.

Data is verified during Write operations by a combination of lateral and longitudinal parity checks in a read-after-write error checking system. The same system is used when the tape is read.

The tape transport controller contains four registers: a 15 -bit Memory Address Counter, a 16-bit Status Register, a 12 - or 16 -bit Word Counter, and a 6-or 7-bit combined Command/Transport Select Register. The Memory Address Counter is selfincrementing and contains the memory location of the next word to be either read from or written on the tape. The Status Register contains all the information flags for the controller and the selected transport. The Word Counter contains the two's complement of the number of words to be read from or written on the tape or the two's complement of the number of records to be skipped in a spacing operation. The combined Command/Transport Select Register contains the last command issued to the tape subsystem and the unit number of the transport currently selected.

Five instructions are used to program data channel transfers to and from the tape subsystem. Three of these instructions are used to supply all of the necessary data to the controller for any tape operation. The remaining two instructions allow the program to determine, in detail, the current state of the selected tape transport.

The tape subsystem controller's Busy and Done flags are controlled using two of the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Sets the Busy flag to 1 , the Done flag to 0 and sets the transport in operation for the command contained in the Command Register. Providing the Illegal flag is set to 0 , sets all error flags in the Status Register to 0 .
$\mathrm{f}=\mathrm{C} \quad$ Sets the Busy flag, the Done flag, and all error flags in the Status Register to 0 . (The error flags are: Data Late, Illegal, Parity Error, Bad Tape, End Of File, and Odd Character.) After a Clear command is issued, the selected transport is unit 0 and the specified command is Read.
$\mathrm{f}=\mathrm{P} \quad$ No effect.
$\mathrm{DOA}\langle\underline{\underline{\mathrm{f}}}>\underline{\underline{\mathrm{ac}}}, \mathrm{MTA}$


Loads bits 9-15 of the specified AC into the combined Command/Transport Select Register. Ignores bits 0-8. After the data transfer. sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0-8 | ---- | Reserved for future use. |
| 9 | Parity <br> (NRZI) | For NRZI, 0 selects odd parity; 1 selects even parity. If even parity is selected, a series of null bytes in a record could be interpreted as an interrecord gap, resulting in an error condition. This bit is ignored by the Phase Encoded controller. |
| 10-12 | Command | Select the command for the selected transport as follows: <br> 000 Read <br> 001 Rewind <br> 010 Reserved for future use <br> 011 Space forward <br> 100 Space reverse <br> 101 Write <br> 110 Write End Of File <br> 111 Erase |
| 13-15 | Unit | Select transport 0-7 for NRZI or 0-3 for PE. |

## READ STATUS

DIA $\langle\underline{\underline{f}}>$ 复, MTA

| 0 | 1 | 1 | $A C$ | 0 | 0 | 1 | $F_{1}$ | 0 | 1 | 0 | 0 | 1 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Places the contents of the Status Register in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The format of the specified AC is as follows:

| ERFOR | DATA | REWiNG | $\begin{array}{\|c\|} \hline \mathrm{LLL} \\ \text { EGAL } \end{array}$ | $\begin{array}{\|l\|} \hline \text { HGH} \\ 0 \in N- \\ \text { SiFY } \end{array}$ | PARITY <br> ERROR | $\begin{aligned} & \text { END } \\ & \text { OF } \\ & \text { TAPE } \end{aligned}$ | $\begin{gathered} \text { END } \\ \text { OF } \\ \text { FILE } \\ \hline \end{gathered}$ | $\begin{aligned} & 8 \mathrm{EGIN} \\ & 0 \mathrm{~F} \\ & \hline \mathrm{APE} \\ & \hline \end{aligned}$ | $\begin{array}{c\|} 9 \\ \text { TRACK } \end{array}$ | $\begin{aligned} & \text { BAD } \\ & \text { TAPE } \end{aligned}$ | $\begin{aligned} & \text { SEND } \\ & \text { CLOCK } \end{aligned}$ | fIRST CHAR. | $\left\lvert\, \begin{array}{\|c\|} \text { WRITE } \\ \text { LOCK } \end{array}\right.$ | $\left.\begin{gathered} O D D \\ \text { CHAR } \end{gathered} \right\rvert\,$ | $\begin{gathered} \text { UNIT } \\ \text { READF } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| Bits | Name | Meaning When 1 |
| :---: | :---: | :---: |
| 0 | Error | One or more of the bits $1,3,5$, $6,7,8,10$ and 14 is 1 . |
| 1 | Data Late | The data channel failed to respond in time to a data channel request. |
| 2 | Rewinding | The selected transport is currently rewinding. |
| 3 | Illegal | A Start command was issued to the selected transport when one of the following conditions existed: <br> 1. The transport was not ready. <br> 2. The command was Space Reverse and the tape was at the beginning of tape leader. <br> 3. The command was Write, Write End Of File or Erase when the tape was write-protected. |
| 4 | High Density | The selected NRZI transport is set to Read or Write at 800bpi. This bit is always 1 for PE transports ( 1600 bpi ). |
| 5 | Parity <br> Error | One or more bytes in the record did not have the correct parity, or (in NRZI) the character read by the LPCC from the tape after the record did not match the character calculated by the controller. |
| 6 | End Of Tape | The transport has reached or passed the End Of Tape mark. Executing either a Space Reverse or a Rewind operation will set this bit to 0 . |
| 7 | End Of <br> File | The transport has encountered an End Of File mark in reading, spacing or after writing an EOF mark. |
| 8 | $\begin{aligned} & \text { Begin Of } \\ & \text { Tape } \end{aligned}$ | The tape is at the beginning of tape mark. |
| 9 | 9-Track | The selected transport is set to Read or Write a 9 -track tape. This bit is always 1 for PE transports. |
| 10 | Bad Tape | The section of tape just processed is of poor quality. |
| 11 | Send Clock | Used for maintenance. |
| 12 | First Character | Used for maintenance. |
| 13 | Write Lock | The tape on the selected transport is write-protected. |
| 14 | Odd <br> Character | The record just read or written contains an odd number of bytes. |
| 15 | Unit Ready | The selected transport is ready. |



Loads bits $0-15$ of the specified AC into the Memory Address Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :--- |
| 0 | Maintenance | $\begin{array}{l}\text { When set to 1, this bit } \\ \text { places the NRZI subsys- } \\ \text { tem in the maintenance } \\ \text { mode of operation. This } \\ \text { mode allows the cyclic } \\ \text { redundancy check char- } \\ \text { acter used on 9-track }\end{array}$ |
| $1-15$ | $\begin{array}{l}\text { NRZI tapes to be read in- } \\ \text { to the memory location } \\ \text { following the last data } \\ \text { word in memory for the } \\ \text { record. }\end{array}$ |  |
| Address |  |  |\(\left.\quad \begin{array}{l}Location of the next word <br>

in memory to be used for <br>

a data channel transfer\end{array}\right]\)|  |
| :--- |

## LOAD WORD COUNTER

$\mathrm{DOC}<\underset{=}{\mathrm{f}}>\underset{\underline{\mathrm{ac}}, \mathrm{MTA}}{ }$


Loads bits 4-15 of the specified AC into the controller's Word Counter. Ignores bits 0-3. After the data transfer, sets the controller 's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The specified AC must contain the two's complement of the number of words to be transferred with the stipulation that the minimum number of words to be transferred is 2 and the maximum is 4096 (NRZI) or 65, 536 ( PE ).

During a spacing operation. the Word Counter acts as a record counter. The specified AC must contain the two's complement of the number of records to be skipped with the stipulation that the minimum number of records to be skipped is 1 and the maximum is 4096 (NRZI) or 65.536 (PE). The format of the specified AC is as follows:


| Bits | Name | Function |
| :--- | :--- | :--- |
| $0-3$ | --- | Reserved for future use in <br> NRZI controller. |
| $4-15$ | -Word | Two's complement of <br> or <br> $0-15$ |
| Count | transfer of words to be <br> be skipped. |  |

## READ MEMORY ADDRESS COUNTER

DIB $<\underline{\underline{f}}>\underline{\underline{a c}, ~ M T A}$

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | $F_{1}$ | 0 | 1 | 0 | 0 | 1 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | $\frac{7}{7}$ | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Places the contents of the Memory Address Counter in bits $0-15$ of the specified AC. After the data transfer. sets the controller's Busy and Done flags according to the function specified by F. When the Memory Address Counter is read after a Read or a Write operation, the contents point to a memory location one greater than the location of the last word transferred. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| $0-15$ | Memory <br> Address | Location of the next word <br> in memory to be used for <br> a data channel transfer. |

## PROGRAMMING

The preparation of a tape transport subsystem for a data channel transfer can be divided into three phases:

1. Initializing the transport.
2. Positioning the tape.
3. Specifying a read or write operation and the parameters of the transfer.

Once the first two phases are completed, the program can repeatedly execute the third phase. At the end of each phase, check for errors before going on.

## Phase 1: Initializing the Transport

Examine the Status Register via a Read Status instruction (DIA). This will tell you:

- If the tape is 7-track or 9-track - i.e., if the data needs to be reformatted.
- If the density is high ( 800 bpi ) or low ( 556 bpi ) i.e., how long the data transfer will take.
- If the transport is in the ready state - i.e., available to the program.

If the tape is not located at the Beginning Of Tape mark, issue a Rewind command with a Specify Command and Unit instruction (DOA). This instruction also selects the transport. The transport must be ready and the Illegal flag set to 0 before the Rewind command can be executed. (A Clear command will set the Mlegal flag to 0.) A Start command initiates the operation.

The Start command sets the Rewinding flag in the Status Register to 1 but does not set either the Busy flag or the Done flag to 1 .

The controller does not initiate a program interrupt request when the rewinding operation is complete. However, the Rewinding flag will be set to 0 upon completion of the program.

When the tape has been rewound and no error conditions are indicated in the Status Register, the program may proceed to phase 2.


## Phase 2: Positioning the Tape

To access a record for a Read or Write operation, you must space the tape to the position immediately preceding that record. During the spacing operation, the Word Counter increments once for each record skipped. The spacing operation terminates when the Word Counter overflows or when an End Of File mark is encountered. The minimum number of records that can be skipped in one operation is one and the maximum is 4096 (NRZI) or 65,536 (PE).

To space forward, load the Space Forward command into the Command Register with a Specify Command and Unit instruction (DOA). Load the two's complement of the number of records to be skipped into the word counter with a Load Word Counter instruction (DOC). To initiate the operation, append a Start command to the last of these instructions issued.

During the spacing operation the Busy flag is set to 1 and the Done flag is set to 0 . When the operation is complete, the Busy flag is set to 0 and the Done flag is set to 1 , thus initiating a program interrupt request.

You must issue a Space Forward command at least once for each file to be skipped. When a file is to be skipped, load the Word Counter with the two's complement of a count greater than or equal to the number of records contained in that file. Since a file may contain more than the maximum number of records that can be skipped in one operation, you may have to execute the Space Forward command several times (reloading the Word Counter each time) to skip one file.

Every time an End Of File mark is encountered in a spacing operation, the operation stops, both the End Of File and the Error flags in the Status Register are set to 1 , the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

NOTE Do not issue a Space Forward command when the End of Tape flag in the Status Register is set to 1.

The Space Reverse command operates just like the Space Forward command. When a file is skipped, following a Space Reverse command, the tape is positioned immediately after the last record in the preceding file.

When the tape is in position for a Read or Write operation and no errors are indicated in the Status Register, the program may proceed to phase 3.


## Phase 3: Read

To perform a Read operation:

1. Specify the storage location in memory for the first word to be read from the tape with a Load Memory Address Counterinstruction (DOB).
2. Specify the two's complement of the number of words to be read with a Load Word Counter instruction (DOC). If you don't know the length of the record to be read, specify the two's complement of the longest possible record - i.e., 0 . This assures that the entire record will be read.
3. Select the transport and load the Read command into the Command Register with a Specify Command and Unit instruction (DOA). Append a Start command to initiate the Read operation.

Once the Read operation is initiated, the tape moves past the heads, and the first two bytes in the record are assembled into one word. This word is written into memory via the data channel, and the Word Counter is incremented by one.

The Read operation continues until the Word Counter overflows or the transport encounters an End Of Record gap. If you don't know the length of the record that was read, you can find it by issuing a Read Memory Address Counter instruction (DIB) and subtracting from the address returned the starting memory location.

NOTE Whenever the End Of Tape flag is set to 1, be careful not to let the tape come off the supply reel.


## Phase 3: Write

There are three write operations: Write, Write End Of File, and Erase.

## Write

1. Specify the storage location in memory of the first word to be written on tape with a Load Memory Address Counter instruction (DOB).
2. Specify the two's complement of the number of words to be written with a Load Word Counter instruction (DOC).
3. Select the transport and load the Write command into the command register with a Specify Command and Unit instruction (DOA). Append a Start command to initiate the Write operation.

Once the Write operation is initiated, a word is read from memory, the tape moves past the heads, and the two bytes of the word are written on the tape.

Each time the controller receives a word from memory, the Word Counter is incremented. When the Word Counter overflows, the controller adds one of the following:

- The cyclic redundancy check character and the LPCC character (NRZI, 9 -track tapes).
- The LPCC character (NRZI, 7-track tapes).
- The postamble (PE).

Then the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

## Write End Of File

Select the transport and load the Write End Of File command into the command register with a Specify Command and Unitinstruction (DOA). Append a Start command to initiate the operation.

Once the operation is initiated, 3 inches of tape are erased and an End Of File mark is written on the tape after the inter-record gap. Then, the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated. Also, since the transports perform a read-after-write error check, both the End Of File and the Error flags in the Status Register are set to 1.

NOTE On a 7-track NRZI tape, an End Of File mark must be written in even parity.

## Erase

The Erase command can be used to skip bad sections of tape. To use it, select the transport and load the Erase command into the Command Register with a Specify Command and Unit instruction. Append a Start command to initiate the operation.

Once the operation is initiated, approximately $21 / 2$ inches of tape are erased. Then the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.


## TIMING

The timing specifications and the controller's data channel rates and latencies for the various transports are listed below. All the timing considerations for the NRZI transports are identical for both the 7 - and 9 -track units; the differences appear when comparing 556 and 800bpi data densities. The start delays are measured from the time a Start command is issued to the time the transport
begins reading or writing a record. The stop time is divided into three segments: last character to stop, delay time, and settle time. Last character to stop is the time from the last character in the record to the beginning of the stop delay. The delay time allows the record to move completely past the read/write heads. The settle time allows the tape to stabilize in the rest position. The sum of these three times is the total stop time.

Magnetic Tape Transport Specifications

| Model | No. of Tracks | Tape Speed (in/sec) | Density(bpi) | Transfer Rate (Kwords $/ \mathrm{sec}$ ) |  | Time Word (asec) |  | Maximum Allowable Data Channel Latency ( ${ }^{1}$ s) |  | $\begin{gathered} \text { Start Time } \\ \text { (ms) } \end{gathered}$ |  |  |  | Last Character To Stop (ms) |  |  |  | $\begin{gathered} \text { Stop Delay } \\ \text { (ms) } \end{gathered}$ |  |  |  | Settle <br> Time <br> (ms) | Total Stop Time(ms) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Read | Write |  | Read |  | Write |  | Read |  | Write |  | Read |  | Wrie |  |  |
|  |  |  |  | 556 | 800 |  |  | 556 | 800 | 556 | 800 | $55 \overline{6}$ | 800 | 556 | 800 | 556 | 800 | 556 | 800 | 556 | 800 |  | 556 | 800 | 556 | 800 | 556 | 800 |
| 40301/P | 7 | 45 | 556/800 | 12.6 | 18 | 80 | 56 |  |  | 120 | 84 | 22.5 | 15.0 | 15 | 10.0 | . 11 | . 07 | 3.5 | 3.5 | 2.5 | 1.7 | 5.0 | 3.3 | 13.0 | 15.6 | 14.8 | 21.5 | 13.8 |
| 4030J/R | 9 | 45 | 800 | --- | 18 | --- | 56 | --- | 84 | --- | 15.0 | --- | 10.0 | --- | . 07 | --- | 3.5 | --- | 1.7 | --- | 3.3 | 13.0 | --- | 14.8 | --- | 19.8 |
| 4030K/S | 7 | 12.5 | 556/800 | 3.48 | 5 | 288 | 200 | 432 | 288 | 90 | 60 | 56 | 37 | 4.5 | 3.0 | 12.5 | 12.5 | 8.5 | 5.7 | 18 | 12 | 30.0 | 43.0 | 38.7 | 60.5 | 54.5 |
| 4030L/T | 9 | 12.5 | 800 | --- | 5 | --- | 200 | --- | 288 | --- | 60 | --- | 37 | --- | 3.0 | --- | 12.5 | --- | 5.7 | --- | 12 | 30.0 | --- | 38.7 | --- | 54.5 |
| $4030 \mathrm{M} / \mathrm{U}$ | 7 | 75 | 556/800 | 21 | 30 | 48 | 33.3 | 72 | 50 | 20.3 | 14.0 | 9.6 | 6.4 | 08 | . 05 | 2.0 | 2.0 | 1.5 | 1.0 | 9.6 | 6.4 | 10.0 | 11.58 | 11.05 | 21.6 | 18.4 |
| $4030 \mathrm{~N} / \mathrm{W}$ | 9 | 75 | 800 | --- | 30 | --- | 33.3 | --- | 50 | --- | 14.0 | --- | 6.4 | --- | . 05 | --- | 2.0 | --- | 1.0 | --- | 6.4 | 10.0 | --- | 11.05 | --- | 18.4 |
| $\begin{aligned} & 6020 / 6022 \\ & 6024 \end{aligned}$ | 7 | 75 | 556/800 | 21 | 30 | 48 | 33.3 | 72 | 50 | 20.3 | 14.0 | 9.6 | 6.4 | 08 | . 05 | 2.0 | 2.0 | 1.5 | 1.0 | 9.6 | 6.4 | 10.0 | 11.58 | 11.05 | 21.6 | 18.4 |
| $\begin{aligned} & 6021 / 6023 \\ & 6025 \end{aligned}$ | 9 | 75 | 556/800 | 21 | 30 | 48 | 33.3 | 72 | 50 | 20.3 | 14.0 | 9.6 | 6.4 | . 08 | . 05 | 2.0 | 2.0 | 1.5 | 1.0 | 9.6 | 6.4 | 10.0 | 11.58 | 11.05 | 21.6 | 18.4 |
| 4196A/B | 9 | 45 | 1600 | 36 |  | 27.8 |  | 13.8 |  | 12.9 |  | 10.6 |  | 0.6 |  | 3.9 |  | 1.8 |  | 3.5 |  | 14.0 | 16.4 |  | 21.4 |  |

## ERROR CONDITIONS

## During Initializing

If a Start command is given when the selected unit is not ready to carry out a command, both the Illegal flag and the Done flag will be set to 1. The Illegal flag can be set to 0 only with a Clear command or an I/O Reset instruction. The Clear command sets all the error flags in the Status Register to 0 and sets the Command/ Transport Select Register to 0. Therefore, unit 0 is the selected transport and Read is the specified command after a Clear command or an I/O Reset instruction is issued. The Status flags read by a Read Status instructi on (DIA) pertain to unit 0 until another transport is selected.

## During Positioning

Both the Illegal flag and the Error flag are set to 1 in the Status Register when a Spacing command is issued to a transport which is not ready or if a Space Reverse command is issued when the tape is at the BOT mark. The Busy flag is set to 0, the Done flag is set to 1 , and a program interrupt request is initiated.

## During Reading

If the data channel does not respond in time to a data channel request, both the Data Late flag and the Error flag will be set to 1 in the controller's Status Register, but the Read operation will continue until either the Word Counter overflows or the transport encounters an End Of Record gap on the tape. The Data Late flag indicates that at least one word on the tape was not correctly transferred to memory. If the transport encounters an End Of File mark, the Error flag, together with the End of File flag, is set to 1 in the controller's Status Register. Busy is set to 0 , Done is set to 1 and a program interrupt request is initiated.

If any character in the record has incorrect parity, both the Error and Parity Error flags are set to 1, and the reading of the record will continue.

Once the transport encounters the end of the data in a record or the Word Counter overflows, the NRZI controller reads the LPCC and if the LPCC does not match the LPCC calculated by the controller, the Parity Error flag is set to 1 in the Status Register. The correct LPCC for the entire record will be read even if the program reads only a por tion of the record.

## During Writing

If the selected transport is not ready to receive a command, or if the tape mounted on the selected transport is write-protected and a Write operation is specified, the Start command sets the Error flag, the Illegal flag and the appropriate error condition flag in the controller's Status Register to 1. Busy is set to 0, Done is set to 1 and a program inter rupt request is initiated.

If the data channel does not respond in time to a data channel request both the Data Late flag and the Error flag are set to 1 in the Status Register. On PE drives, the Write operation continues until the Word Counter overflows. On NRZI drives, the record ends after the next full word, and then the normal EOR gaps, check characters and IRG are written.

If the End Of File mark contains an error, the controller will interpret the mark as a short data record and a Parity Error will occur on every subsequent Read operation of that section of tape. A defective End Of File mark will also be interpreted as a data record during spacing operations. The EOF mark must be written in even parity on 7-track NRZI tapes.

## MAGNETIC TAPE TRANSPORTS <br> SERIES 6026

## PROGRAMMING SUMMARY

MNEMONIC (First controller)
MNEMONIC (Second controller)
DEVICE CODE

PRIORITY MASK BIT RECORD SIZE (bytes)
MTA
MTA1
Switch select;
standard are:
$\quad 228$ (primary)
628 (secondary
10
4 bytes (min)
32,766 bytes (max)

| MAXIMUM REEL SIZE | 10.5 in |
| :--- | :--- |
| MAXIMUM STORAGE (2400ft tape) | 36 Mby (PE) |
|  | 20 Mby (NRZI) |
| MAXIMUM DATA TRANSFER RATE | $120 \mathrm{Kby} / \mathrm{s}$ (PE) |
|  | $60 \mathrm{Kby} / \mathrm{s}$ (NRZI) |
| MAXIMUM DATA CHANNEL | 60 us (PE) |
| LATENCY | 250 us (NRZI) |

ACCUMULATOR FORMATS
SPECIFY COMMAND AND DRIVE
DOA
READ STATUS REGISTER 1
(DIA)


## COMMANDS:

| Ox000 | Read | $1 \times 000$ | Read Non-Stop |
| :--- | :--- | :--- | :--- |
| Ox001 | Rewind | $1 \times 001$ | Unload |
| Ox010 | Cntrl Mode | $1 \times 010$ | Drive Mode |
| Ox011 | Space Fwd | $1 \times 011$ | Reserved |
| $0 \times 100$ | Space Rev | $1 \times 100$ | Reserved |
| $0 \times 101$ | Write | $1 \times 101$ | Reserved |
| Ox110 | Write EOF | $1 \times 110$ | Reserved |
| $0 \times 111$ | Erase | $1 \times 111$ | Reserved |

LOAD WORD COUNT REGISTER
(DOC)


| ERR | DL | RW 11 | 1 L | DN | DE EOT E | EOF | Вот |  | BT |  | SC | WL | OC | RDY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| READ STATUS REGISTER 2 |  |  |  |  |  |  |  |  |  |  |  |  | (DIC) |  |
| ERR | RT | FG |  | CDL | CNT/DR |  | CO | BS | OS | CE | ST | FP | FE. | PE |
| 0 | 1 | 2 | 3 | 4 | 56 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| LOAD MEMORY ADDRESS REGISTER |  |  |  |  |  |  |  |  |  |  |  |  | (DOB) |  |
| MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 2 | 3 | 4 | 51 | 7 | 18 | 19 | 10 | 11 | 12 | 13 | 14 | 15 |
|  | EAD | MEMO | ORT | $Y$ AD | DRESS R | REGI | ISTE |  |  |  |  |  | (DIB |  |



## Device Flag Commands

S
Sets Busy to 1 (except on Rewind), Sets Done to 0 , and starts the command.
c Sets command, status, and address registers to 0 and terminates execution of command in progress.

P No function
IORST Same as Clear, except that the Auto Retry and Erase Before Retry disable flags are also set to 0 ; that is, those two features are enabled. Also disables status check mode.

## INTRODUCTION

Data General's model 6026 magnetic tape controller interfaces a NOVA or ECLIPSE line computer to es many as 8 magnetic tape drives. The controller accommodates dual mode transports in which the data format is selected by software or by a switch on the drive. Series 6020 tape transports (models 6020 thru 6025, 800bpi, NRZI only) are compatible with the 6026 series subsystem; in a mixed subsystem all drives must be 9 track, 75 ips units.

The dual mode controller is a 15 " square printed circuit board which installs in the mainframe of the computer. It is upward compatible with other Data General tape controllers, and includes such advanced features as:

- New commands including Set Drive Mode (NRZI/PE) and Unload
- Hardware retry up to 7 times on read or write errors, with automatic threshold switching
- Error correction logic including 32 status flags to help identify and analyze errors
- Status check mode in which the controller watches for a change of status on any drive
- Non-stop read operation for efficiently transferring large amounts of data

This section describes the hardware features and programming techniques for the model 6026 controller See Introduction to Magnetic Tapes (the introduction to this section) for more general information.

## CONTROLLER REGISTERS

The dual mode tape controller contains five 16 -bit registers. Their functions are described below.

Command/unit select register - specifies the operation to be performed and the tape drive that will perform it.

Status register 1 - contains flags that permit software to determine the operating state of each drive.

Status register 2-contains flags that permit software to examine any error conditions that occur.

Memory address register - holds the address of the next word in memory to be transferred to or from the controller. This register is incremented after each word is transferred.

Word count register - holds the two's complement of the number of words to be transferred to or from the tape. During spacing operations, holds the number of records to skip. Increments after each word is transferred, or after each record is skipped.

## INSTRUCTIONS

Six instructions program data channel transfers to and from the tape subsystem. Three specify data transfers; the other three examine subsystem status and analyze error conditions.

The device flag commands control the subsystem Busy and Done flags as follows:
$f=\mathbf{s} \quad$ Sets Busy to 1 (except on a Rewind), sets Done to 0, and starts the current command.
$f=C \quad$ Terminates any command in progress; sets the command/unit, status, and memory address registers to 0 ; and initializes the controller logic.
$f=\mathbf{P} \quad$ Reserved for future use.
IORST Performs same function as Clear; also sets to 0 the Auto Retry Disable flag and the Erase Before Retry Disable flag (enabling both features), and disables status check mode.

## Instruction Coding Conventions

In the descriptions that follow, we use certain coding conventions to help you properly write the instructions for Data General's assembler (see Appendix E).

## Specify Command and Drive <br> DOA [f] ac,MTA

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 | $F$ | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Loads the contents of the specified accumulator into the controller's command register. Accumulator bits 13-15 select the tape drive; the other bits specify a command and other functions as detailed below. The contents of the specified accumulator are unchanged. Some accumulator bits have more than one function depending on the particular command being specified.

This instruction sends a command to the controller but does not actually start execution of the command. To start execution, issue an I/O Start command, typically by appending an $s$ to the instruction mnemonic. No Start command is required when using this instruction to clear a status check interrupt (accumulator bit 0 ).

The format of the specified accumulator for various commands are as follows:

NOTE: Issue the Set Drive Mode command only when the specified drive is at BOT.

Format 1, Set control mode only


Format 2, Set drive (encoding) mode only


Format 3, All other commands


| BITS | NAME | FUNCTION |
| :---: | :---: | :---: |
| 0 | CLEAR <br> STATUS INTERRUPT | Set status check interrupt flag to 0 . |
| 1-4 | --- | Reserved; must be 0 . |
| $5{ }^{1}$ | ENABLE POLLING | When 1 , enables subsystem to request a program interrupt if any drive's status changes. |
| $6^{1}$ | DISABLE <br> ERASE ON RETRY | When 0 , the controller issues an Erase command before it auto-retries a write failure. |
| $7^{1}$ | DISABLE <br> AUTO- <br> RETRY | When 0 , the controller will retry up to 7 times any Read or Write operation that fails. |
| $7^{2}$ | DRIVE MODE (CODING) | Specifies PE/NRZI encoding: $\begin{aligned} & 0=800 \mathrm{bpi}(\text { NRZI) } \\ & 1=1600 \mathrm{bpi}(\mathrm{PE}) \end{aligned}$ |
| 8-12 | COMMAND <br> (Bit 9 is ignored) | $0 \times 000$ Read <br> $0 \times 001$ Rewind <br> 0x010 Set Control Mode <br> $0 \times 011$ Space Forward <br> Ox100 Space Reverse <br> 0x101 Write <br> $0 \times 110$ Write EOF <br> $0 \times 111$ Erase <br> $1 \times 000$ Read Non-Stop <br> $1 \times 001$ Unload <br> $1 \times 010$ Set Drive Mode (Encoding) <br> $1 \times 011$ Reserved <br> $1 \times 100$ Reserved <br> $1 \times 101$ Reserved <br> $1 \times 110$ Reserved <br> $1 \times 111$ Reserved |
| 13-15 | UNIT | Selects transport 0-7. |
| ${ }^{1}$ Applies only when command field (bits 8 -12) is $0_{x} 010_{2}$ specifying a Set Control Mode function. See Format 2. |  |  |
| ${ }^{2}$ Applies only when command field bits 8-12) is $1 \times 010_{2}$ specifying a Set Drive Mode encodingl function. See format 3. |  |  |

NOTE If you use this instruction to clear a status check interrupt (bit $0=1$ ), when a command is in progress you must make sure that all other bits in the accumulator are identical to those specified for the last command. Otherwise, the controller will attempt to change commands in mid-operation, producing undefined results.

## Read Status Register 1

DIA [f] ac,MTA

| 0 | 1 | 1 | AC | 0 | 0 | 1 | F | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 8 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads the contents of the controller's status register 1 into the specified accumulator. The format of the specified accumulator is shown below.

NOTE When the controller is in Status Check mode, issue this instruction only in response to an interrupt. Otherwise, the data returned is invalid.

| ERR | DL | RW | LL | DN | DE | EOT | EOF | BOT | OTR | BT | . | SC | WL | OC | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| BITS | NAME | CONTENTS or FUNCTION |
| :---: | :---: | :---: |
| 0 | ERROR | At least one of these bits is 1 $1,3,5,6,7,8,10,14$ |
| 1 | DATA LATE | Data channel did not respond in time |
| 2 | REWINDING | Selected transport is rewinding to BOT |
| 3 | ILLEGAL | Command cannot be executed because of drive condition or because command is reserved |
| 4 | HIGH DENSITY | Always 1 for 6026 drives: For 6020 drives, density switch is in wrong position if this bit is 0 . |
| 5 | DATA ERROR | Parity error or other condition not correctable by controller |
| 6 | EOT | End of tape marker detected |
| 7 | EOF | End of file code detected on Read or successfully written by Write EOF command |
| 8 | BOT | Tape is at the load point |
| 9 | 9 TRACK | Must be 1 ; if 0 , the drive is not compatible with this controller |
| 10 | $\begin{aligned} & \hline \text { BAD } \\ & \text { TAPE } \\ & \hline \end{aligned}$ | Excessive signal loss, noisy gap. tape format error, or runaway tape |
| 11 | --- | Reserved for future use |
| 12 | STATUS CHANGED | Status change detected for a drive |
| 13 | WRITE <br> LOCK | No write enable ring on tape |
| 14 | ODD <br> CHARACTER | Record just read contained an odd number of bytes; ignore bits 8-15 of the last word read |
| 15 | UNIT READY | Transport is on line and is not performing a command |

## Read Status Register 2

DIC [f] ac,MTA

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 | $F$ | 0 | 1 | 0 | 0 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 0 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads the contents of the controller's status register 2 into the specified accumulator. The format of the specified accumulator is as follows:

NOTE: When the controller is in status check mode, the status read by this instruction is invalid except after an interrupt.

| ERR | RT | FG | A | CDL | CNT/DRV | CO | BS | OS | CE | ST | FP | FE | PE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |


| BITS | NAME | CONTENTS or FUNCTION |
| :--- | :--- | :--- |
| 0 | ERROR | At least one of these bits is $1:$ <br> $2,4,9,10,11,12$, or 13 |
| 1 | RUNAWAY <br> TAPE | While reading, writing, or spacing, <br> no end of record detected for three <br> seconds (18.75ft) |
| 2 | FALSE <br> GAP | Temporary loss of signal on all tracks <br> during any read or read-after-write, or <br> extraneous signal detected <br> within inter--ecord gap |
| 3 | --- | Reserved for future use |
| 4 | CORRECTED <br> DATA <br> LATE | Data late encountered and corrected <br> during an auto-retry |
| $5-7$ | RETRY <br> COUNT/ <br> DRIVE <br> CHANGED | If no status check interrupt <br> occurred, this is the number of <br> retries attempted. If a status check <br> interrupt occurred, this is the unit <br> number of the drive that changed status |
| 8 | WORD <br> COUNT <br> OVERFLOW | Record length exceeded word count |
| 9 | BAD <br> SIGNAL | If in PE mode, indicates a multiple <br> track failure. If in NRZI mode, signal <br> written below threshold level |
| 10 | OVERSKEW | Excessive tape skew during write |
| 11 | CHECK <br> ERROR | Vertical parity, LRC, or CRC error |
| 12 | SINGLE <br> TRACK <br> ERROR | (PE mode only) correctable single track <br> failure encountered and correction <br> attempted |
| 13 | FALSE <br> POSTAMBLE/ <br> CRC ONLY | In PE mode, the postamble was not <br> properly recognized; in NRZI mode, the <br> CRC checkword did not match the data |
| 14 | FORMAT <br> ERROR | Bad ID burst (PE only), or encoding <br> mode of drive different from tape |
| 15 | PE Mode | Drive switched to PE mode |

## Load Memory Address Register

## DOB $[f$ ] ac,MTA

| 0 | 1 | 1 | AC | 1 | 0 | 0 | $F$ | 0 | 1 | 0 | 0 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads the contents of the specified accumulator into the controller's memory address register. The accumulator should contain the address of the first word to be transferred to/from main memory. The format of the specified accumulator is as follows:

| MEMORY ADDAESS |  |  |
| :---: | :---: | :---: |
|  |  |  |
| BITS | NAME | CONTENTS or FUNCTION |
| 0-15 | ADDRESS | Main memory address of first word to transfer. |

## Read Memory Address Register

DIB [f] ac,MTA

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | F | 0 | 1 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads the contents of the controller's memory address register into the specified accumulator. After the subsystem has completed a Read or Write operation, the contents of this register are one greater than the address of the last word transferred. The format of the specified accumulator is as follows:

| MEMORY ADDRESS |  |  |
| :---: | :---: | :---: |
|  | $2{ }_{2}{ }^{1} \mid$ |  |
| BITS | NAME | CONTENTS or FUNCTION |
| 0-15 | ADDRESS | Contents of the memory address register; after a tranfer, this is 1 greater than the address of last word moved to/from memory |

## Load Word Count Register

DOCIf] ac,MTA


Loads the contents of the specified accumulator into the controller's word count register. When the controller executes a Read or Write command, this register should contain the two's complement (i.e., the negative) of the number of words to be transferred to or from memory. When the controller executes a Space Forward or Space Reverse command, the register should contain the two's complement of the number of records to be skipped. The format of the specified accumulator is shown below.

NOTE: Since the logical address space is 32,768 (i.e., $2^{15}$ )words, there is no need for bit 0 of this register during reading or writing in most applications. It is possible, however, for a large tape to contain more than 32,768 records. Since it is convenient to locate the end of a file by issuing a spacing command with a very large word count, the value in bit 1 of the accumulator is "sign-extended" or copied into bit 0 of the controller's register.


| BITS | NAME | CONTENTS or FUNCTION |
| :--- | :--- | :--- |
| 0 | -- | See note, above |
| $1-15$ | COUNT | The two's complement of either <br> the number of words to transfer <br> or the number of records to skip. |



## PROGRAMMING

Programming the tape subsystem consists of selecting and initializing a drive, positioning the tape, and reading or writing the data. These procedures, as well as the use of status check mode, are detailed in the following sections. The flowcharts accompanying this section show typical routines for use with the subsystem.

## Initialization

To initialize the controller logic, issue an I/O Clear command to it. This terminates any command in progress and clears all error flags. If you wish to use status check mode, (see below), you may then enter this mode with the Specify command and drive instruction.

If you do not intend to use status check mode at this time, select a particular drive with the Specify command and drive instruction, and check the drive's status with a Read status register 1 instruction. Examine the status flags to be sure that the drive is on line and ready to accept a command. If the status word indicates that the tape is not positioned at BOT, rewind the tape by specifying a Rewind operation with the Specify command and drive instruction, and issue an I/O Start command. If you are in status check mode, an interrupt will occur when the Rewind is complete. Alternatively, you may repeatedly execute the Read status register 1 instruction until the Rewinding flag becomes 0 . Note that a Rewind may take over two minutes to complete.
Once the tape is rewound and no error conditions exist, the subsystem is ready for positioning and I/O operations.

## Status Check Mode

The controller supports a status check mode in which all drives are scanned continuously for a change in status. The specific status flags that are monitored are Ready, Rewinding, High Density, BOT, Write Lock, and PE Mode. An interrupt is generated whenever one of these flags changes state. Use the Read status register 1 and Read status register 2 instructions to determine which drive caused the interrupt and why.

When the controller enters status check mode, it expects that all of the flags for all drives will be 0 . Therefore an interrupt will be generated for each drive that has any flag set to 1 . Note also that an interrupt will be generated by the successful completion of the Specify command and drive instruction which places the controller in status check mode.

Use the Specify command and drive instruction to clear a status check interrupt. No Start command is required to clear the interrupt. This means that the interrupt may be cleared while the controller's Busy flag is 1, i.e., while an operation is in progress. In this case you must be sure that the contents of the specified accumulator do not change the contents of the command register; therefore bits 1-15 of the accumulator must be the same as they were for the last command.

## Tape Positioning

Tape positioning or spacing commands are used to access a particular record of a particular file on a tape. During spacing operations, the word count register is used to hold the number of records to be skipped.

To perform a spacing operation, select the drive and specify either Space Forward or Space Reverse with the Specify command and drive instruction. Use the Load word count register instruction to specify the number of records to be skipped. Start the drive by issuing an S flag command.

Positioning operations will not space past an End of File (EOF) mark. If an EOF mark is encountered during a spacing operation, the operation stops, and the End of File and Error flags in the status word are set to 1 . The Done flag is also set to 1 , causing an interrupt.


In order to access a record in any file other than the current one, you must issue one spacing command for each intervening EOF mark. An easy way to skip over an entire file is to issue a spacing command with 0 in the word count register. The controller, using two's complement representation, interprets this as 65,536 ( $2^{16}$ ), which is greater than the maximum number of records that can fit on a tape. Thus the drive will always space to the next EOF mark.

The physical EOT and BOT markers terminate a spacing operation in the same fashion as an EOF mark. They set their respective flags in the status word, instead of the End of File flag.

Upon termination of the spacing operation, the controller sets its Done flag to 1, causing an interrupt. The program may issue a Read status register instruction to determine if any errors occurred.

## Rewind and Unload

The Rewind command causes the tape to be wound at high speed back to the load point (BOT). The Rewinding flag in the status word is set to 1 while the operation is in progress, but the controller's Busy flag is not set to 1 . No interrupt is generated when the operation completes, unless the controller has been placed in status check mode.

The Unload operation is identical to Rewind except that the drive is switched offline and, once the tape is at BOT, the drive is disabled for further operations. This assures a user that no accidental operations will be performed by any program, since the only way to return the drive to Ready status is to press the Load switch on the console.

## Read

After the tape has been positioned so that the desired record is about to pass the heads, three instructions are required to read a record from a tape. Use the Specify command and drive instruction to select the drive and operation. Use Load word count register to specify the length of the record, and use Load memory address register to specify the address into which the first word of the record is to be read. The instructions may be executed in any order. The last instruction to be executed should specify an I/O Start command to begin the operation.

The drive reads two bytes from the tape, assembles them into a 16 -bit word, and transfers the word to memory via the data channel. After each transfer, the word count and memory address registers are incremented. Reading continues until either the word count register becomes 0 or an inter-record gap is detected on the tape.

All preambles, parity, CRC, and other formatdependent data are checked automatically by the controller. If any errors are detected and auto-retry mode is enabled, the controller will back up and try
the operation up to 7 more times before reporting an error.

When the read is completed, the controller sets its Done flag to 1, causing an interrupt. Use the Read status register 1 and Read status register 2 instructions to make sure that no errors occurred. Also check the Odd Byte flag: if it is 1, the record just read contained an odd number of bytes, and therefore bits $8-15$ of the last word read are meaningless and should be ignored. Note that the model 6026 controller cannot write an odd number of bytes; this flag is included for compatibility with non-DGC tape subsystems.


You may wish to verify the number of words read from the tape. If the record was longer than the specified word count, the Word Count Overflow flag in the extended status register will be set to 1 . This flag may be examined via the Read status register 2 instruction.

If the record was shorter than the specified word count, no explicit error is indicated. The Read memory address register instruction will return a number that is one greater than the address into which the last word was written. You may subtract this from the address you originally specified to obtain the number of words read.

## Read Non-stop

The Read Non-stop operation is identical to a normal Read, except that the controller sets its Done flag to 1 as soon as the last word is read from the tape, instead of waiting for the drive to come to a full stop. This allows the tape to remain in motion when a number of records are to be read in succession, which saves about 10 ms per record. When the operation completes and the Done flag is set to 1, the Unit Ready flag from the tape drive will still be 0 . You may issue another command in spite of this condition.

## Write

Writing a record on a tape takes three instructions, after the tape has been positioned. Use the Specify command and drive instruction to select the drive and to specify a Write operation. Use Load memory address register to specify the address of the first word in memory to be written, and use Load word count register to specify the number of words to write. The instructions may be executed in any order. Append an $s$ flag command to the last of the three instructions to begin the operation.

The controller fetches the first word from memory and writes it as two bytes on the tape; then, after the transfer, it increments the word count and memory address registers. The controller automatically writes Preambles, CRC checkwords, and other format-dependent data. Writing continues until the word count register becomes 0 .

The controller reads all data immediately after writing, and checks for errors. If any occur and Auto Retry is enabled, the controller will back the tape up and try again up to 7 times before it reports the error. If Erase Before Retry is enabled, the controller will execute an Erase operation before rewriting the record. This causes the section of tape which caused the error to be skipped.

When the operation terminates, the controller sets its Done flag to 1, causing an interrupt. Use the Read status register 1 and Read status register 2 instructions to determine if the operation was successful.

## Write End of File

A single instruction writes an EOF mark on the tape. Use Specify command and drive with an S flag command to select and perform the operation. When the operation is complete, the controller sets its Done flag to 1, causing an interrupt. The End of File flag in the status word is set to 1. This causes the Error flag to be 1 also, even though the operation was successful.


## Erase

The Erase function is performed by a single instruction. Use Specify command and drive with an 5 flag to perform this function. The controller erases about 3 inches of tape. When the operation is complete, the controller sets its Done flag to 1 , causing an interrupt. This command is used to erase old data, and also to skip over bad sections of tape.

## Record Size

In many programming applications, you will need to use a specific record size to insure compatibility with existing tapes. However, you should be aware of the tradeoffs involved in choosing a record size.

The contents of a tape consist primarily of records and gaps. Since the gaps contain no useful data, it is desirable to minimize the number of gaps on a tape. Using a large record size means that there will be a smaller number of gaps for a given amount of data. The model 6026 controller can read and write records of up to 16,384 words.

The use of very large records, however, introduces some problems. Almost any tape in other than brand new condition will have a certain number of bad spots where the magnetic coating is too worn to hold data reliably. The controller automatically retries any Read or Write which produces an error. Each retry requires rewriting the entire record, and therefore the time spent on retries is considerably greater when long records are used.

The recommended maximum size for data records is about 8192 bytes. This amounts to less than three inches of tape, which is the amount that the controller erases before a Write retry when the Erase Before Auto Retry feature is on. Thus the controller performs only one retry to skip over a bad spot on the tape. With larger record sizes, several retries might be needed to skip over a single bad spot near the end of the record.

## TIMING

The timing specifications for the model 6026 tape subsystem are summarized in the table below. All specifications are the same for PE and NRZI mode, except as indicated. The total stop time is the sum of last-character-to-stop time, stop delay, and settle time.

| TAPE SPEED | 75 ips |
| :---: | :---: |
| DENSITY | 1600 bpi (PE) 800 bpi (NRZI) |
| DATA TRANSFER RATE | 120K bytes/sec. (PE) 60K bytes/sec. (NRZI) |
| TIME PER WORD | 16.7 usec. (PE) 33.3 usec. (NRZI) |
| MAXIMUM ALLOWABLE DATA | 60 usec. (PE) |
| CHANNEL LATENCY | 250 usec. (NRZI) |
| START TIME | 6.0 msec . (read) 6.6 msec . (write) |
| LAST-CHARACTER-TO-STOP | 0.6 msec . (PE read) <br> 0.36 msec . (NRZ1 read) |
| TIME | 2.5 msec . (write) |
| STOP DELAY | 1.0 msec . (read) 2.0 msec . (write) |
| SETTLE TIME | 10.0 msec . |
| TOTAL STOP TIME | 11.5 msec . (read) 14.5 msec . (write) |

## ERROR CONDITIONS

If an I/O Start command is issued for any operation when the selected drive is not on line, the Illegal and Error flags are set to 1 . They are also set to 1 if:

- Either the High Density or 9-Track flag in the status word is set to 0 ,
- The program attempts to change the density of a non-dual mode drive,
- The program attempts to change density when the tape is not at BOT,
- The program issues a reserved command.

The Illegal flag can be set to 0 by an I/O Clear command or IORST. A Start command will clear Illegal if the condition which caused the error has been corrected.

## Status Register 2

The controller's status register 2 contains 16 flags that provide information concerning number of retries, correctable errors, and other conditions which, although not severe enough to cause a data error, might still indicate poor tape, dirty heads, or other marginal conditions. If an error is encountered but is corrected by a retry, the appropriate extended status flags will be set to 1 even though the Error flag in the status register is 0 . This information may be recorded by the controlling program to aid in the diagnosis of recurring problems.

## Bad Tape

The controlling program should give special attention to any errors which set the Bad Tape flag in the status word. This flag indicates that the error which occurred was so severe that the controller has lost track of where the tape is positioned. The program should respond to a Bad Tape error by spacing back to a file mark or BOT to insure reliable operation.

## Positioning Errors

The Illegal and Error flags are set to 1 if the program issues a Space Reverse command when the tape is at BOT. The Error and EOT flags are set to 1 when the drive passes the physical EOT mark; however, the drive is still able to perform I/O. This enables the program to take appropriate action, e.g., writing an end-of-volume label for a multiple-reel file.

## Reading Errors

The controller's auto-retry feature, if enabled, allows the controller to re-attempt a Read operation which produced a parity, data late, or other error. Up to 7 retries will be performed. If the error is corrected by a retry, the Error flag is not set to 1; however, the program may use the Read status register 2 instruction to determine that an error was corrected, as well as the type of error and the number of retries performed.

The Data Late and Error flags will be 1 if the data channel does not respond in time to a request from the controller. The Read operation will continue until the word count becomes 0 or the end of the record is reached; however, the Data Late flag indicates that at least one word is missing from the record in memory.

## Writing Errors

If the controller attempts to write to a tape which is write-locked (no write enable ring on the tape reel), the Illegal and Error flags are set to 1 . This will also result from a Write EOF Mark or Erase command.

The controller automatically reads back all data from the tape as it is written, and checks for error conditions. The controller's auto-retry feature, if enabled, allows the controller to re-attempt (up to 7 times) a Write operation which produced a parity, data late, or other error. If the Erase Before Retry flag is set to 1 , the controller will perform an Erase operation before rewriting. This will cause the offending section of tape to be skipped.

The Data Late and Error flags are set to 1 if the data channel does not respond in time to a request from the controller. The operation continues until the word counter becomes 0 , but at least one word will be missing from the record on tape.

## DGC CASSETTE SUBSYSTEM

## INTRODUCTION

Each DGC cassette has a maximum storage capacity of 67,000 words ( 134,000 eight-bit bytes). The actual capacity of a DGC cassette is determined by the record and file structure used. Differences in capacity are due to the amount of tape used for inter-record gaps and End Of File marks. Reducing the number of these gaps and marks allows more data to be stored on a DGC cassette. The following table gives the capacities for several schemes of storing data on a DGC cassette.

| Words/ <br> Record | Records/ <br> File | Files/DGC <br> cassette | Total Words/ <br> DGC cassette |
| :---: | :---: | :---: | :---: |
| 16 | 16 | 64 | 16 K |
| 64 | 16 | 32 | 36 K |
| 128 | 16 | 22 | 44 K |
| 4096 | 14 | 1 | 56 K |



The data stored on a DGC cassette is verified by the calculation of a cyclic redundancy checkword (CRC) in a read-after-write checking system. The same system is used when a record is read.


## INSTRUCTIONS

The DGC cassette controller contains four registers: a 15 -bit Memory Address Counter, a 16 -bit Status Register, a 12-bit Word Counter, and a 6-bit combined Command/Transport Select Register. The Memory Address Counter is self-incrementing and contains the memory location of the next word to be either read from or written on the tape. The Status Register contains all the information flags for the controller and the selected transport. The Word Counter contains the two's complement of the number of words to be read from or written on the DGC cassette or the two's complement of the number of records to be skipped in a spacing operation. The combined Command/Transport Select Register contains the last command issued to the DGC cassette subsystem and the unit number of the transport currently selected.

Five instructions are used to program data channel transfers to and from the DGC cassette subsystem. Three of these instructions are used to supply all of the necessary data to the controller for any DGC cassette operation. The remaining two instructions allow the program to determine, in detail, the current state of the selected DGC cassette transport.

The DGC cassette subsystem controller's Busy and Done flags are controlled using two of the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Sets the Busy flag to 1 , and the Done flag to 0 . If the Illegal flag is 0 , all other error indicating flags are set to 0 , and the transport initiates the operation specified in the Command Register. If the Illegal flag is 1 , the Busy flag is set to 0, the Done flag is set to 1 , and a program interrupt request is initiated.
$\mathrm{f}=\mathrm{C}$ Sets the Busy flag, the Done flag, and all err indicating flags in the Status Register to 0. The error indicating flags are: Error, Data Late, Illegal, Checkword Error, Write Fail, and End Of File. After a Clear command is issued, the selected transport is unit 0 and the specified command is Read.
$\mathrm{f}=\mathrm{P} \quad$ No effect.

## SPECIFY COMMAND AND UNIT

$\mathrm{DOA}<\underline{\underline{\mathfrak{f}}}>$ ac, CAS


Loads bits $10-15$ of the specified AC into the combined Command/Transport Select Register. Ignores bits 0-9. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0-9 | ---- | Reserved for future use. |
| 10-12 | Command | Select the command for the selected transport as follows: |
|  |  | 000 Read |
|  |  | 001 Rewind |
|  |  | 010 Reserved for future use |
|  |  | 011 Space Forward |
|  |  | 100 Space Reverse |
|  |  | 101 Write |
|  |  | 110 Write End Of File |
|  |  | 111 Erase |
| 13-15 | Unit | Select transport 0-7 |

## READ STATUS

DIA $<\underline{\underline{f}}>$ ac, CAS


Places the contents of the Status Register in bits $0-15$ of the specfied AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified AC is as follows:

|  |  |  |
| :---: | :---: | :---: |
| 0 | $\begin{array}{llll}2 & 3 & 4 & 5\end{array}$ | $\begin{array}{llllllllll}7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15\end{array}$ |
| Bits | Name | Meaning When 1 |
| 0 | Error | One or more of the bits $1,3,5,6,7,8$ or 10 are 1. |
| 1 | Data Late | The data channel failed to respond in time to a data channel request. |
| 2 | Rewinding | The selected transport is currently rewinding. |
| 3 | Illegal | A Start command was issued to the selected transport when one of the following conditions existed: |
|  |  | - The transport was not ready. <br> - The command was Space Reverse and the tape was at the beginning of tape leader. <br> - The command was Write, Write End Of File, or Erase when the tape was writeprotected. |
| 4 | ---- | Reserved for future use. |
| 5 | Parity Error | The cyclic checkword read from the tape after the record did not match the checkword calculated by the controller. |
| 6 | End Of Tape | The transport has reached the end of tape mark. Executing either a Space Reverse or a Rewind operation sets this bit to 0. |


| 7 | End Of File | The transport has en- <br> countered an End Of File <br> mark in reading or spac- <br> ing or has just written <br> an EOF mark. |
| :---: | :--- | :--- |
| 8 | Begin Of Tape | The tape is at the begin- <br> ning of tape mark. |
| 9 | --- | Reserved for future use. <br> The last record written <br> has caused a failure in <br> the transports write <br> electronics. |
| 11 | ---- | Reserved for future use. <br> Reserved for future use. |
| 12 | ---- | Write Lock <br> The DGC cassette on the <br> selected transport is <br> write protected. |
| 14 | ---- | Cassette <br> Reserved for future use. <br> The selected transport <br> and cartridge is ready <br> for use. |

## LOAD MEMORY ADDRESS COUNTER

$\mathrm{DOB}<\underline{\underline{f}}>$ aç,, CAS


Loads bits $1-15$ of the specified AC into the Memory Address Counter. Ignores bit 0. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :--- | :---: | :---: |
| $\mathbf{0}$ | $\cdots--$ | Reserved for future use. |
| $1-15$ | Memory | Location of the next word <br> in memory to be used for <br> a data channel transfer. |

## LOAD WORD COUNTER

$\mathrm{DOC}<\underline{\underline{f}}>\underline{\underline{\mathrm{ac}}}, \mathrm{CAS}$

| 0 | 1 | 1 | $A C$ | 1 | 1 | 0 | $F_{1}$ | 0 | 1 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits 4-15 of the specified AC into the controller's Word Counter. Ignores bits 0-3. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified $A C$ remain unchanged. The specified AC must contain the two's complement of the number of words to be transferred with the stipulation that the minimum number of words to be transferred is 2 and the maximum is 4096.

During a spacing operation, the Word Counter acts as a record counter. The specified AC must contain the two's complement of the number of records to be skipped with the stipulation that the minimum number of records to be skipped is 1 and the maximum is 4096. The format of the specified AC is as follows:


## READ MEMORY ADDRESS COUNTER

$\mathrm{DIB}<\underline{\underline{\mathrm{f}}}>$ ac, CAS


Places the contents of the Memory Address Counter in bits 1-15 of the specified AC. Sets AC bit 0 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by F. When the Memory Address Counter is read after a Read or a Write operation, the contents point to a memory location one greater than the location of the last word transferred. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | --- | Reserved for future use. <br> $1-15$ |
| Memory <br> Address | Location of the next word <br> in memory to be used for <br> a data channel transfer. |  |

## PROGRAMMING

The preparation of a DGC cassette subsystem for a data channel transfer can be divided into three phases:

1. Initializing the transport.
2. Positioning the tape.
3. Specifying the parameters of the transfer.

Once the first two phases are completed, the program can repeatedly execute the third phase. At the end of each phase, check for errors before going on.

## Phase 1: Initializing the Transport

Examine the Status Register via a Read Status instruction (DIA). This will tell you:

- If the tape is positioned at the Beginning Of Tape mark
- If the Illegal flag is set to 1
- If the transport is in the ready state.

If the tape is not located at the Beginning Of Tape mark, issue a Rewind command via a Specify Command and unit instruction (DOA). This instruction also selects the transport. The transport must be ready and the $\Pi l e g a l$ flag set to 0 before the Rewind command can be executed. (A Clear command will set the Illegal flag to 0.) A Start command initiates the operation.

The Start command sets the Rewinding flag to 1 and the Unit Ready flag to 0 but does not set the Busy and Done flags to 1 . While the unit is rewinding, the program can issue instructions to any other transport in the ready state. The controller does not initiate a program interrupt request when the rewinding operation is complete. However, the Rewinding flag will be set to 0 and the Unit Ready flag to 1 upon completion of the operation.

When the tape has been rewound and no error conditions are indicated in the Status Register, the program may proceed to phase 2.


## Phase 2: Positioning the Tape

To access a record for a Read or Write operation, you must space the tape to the position immediately preceding that record. During the spacing operation, the Word Counter increments once for each record skipped. The spacing operation terminates when the Word Counter overflows or when an End Of File mark is encountered. The minimum number of records that can be skipped in one operation is one and the maximum is 4096.

To space forward, load the Space Forward command into the Command Register with a Specify Command and Unit instruction (DOA). Load the two's complement of the number of records to be skipped into the word counter with a Load Word Counter instruction (DOC). To initiate the operation, append a Start command to the last of these instructions issued.

During the spacing operation the Busy flag is set to 1 and the Done flag is set to 0 . When the operation is complete, the Busy flag is set to 0 and the Done flag is set to 1 , thus initiating a program interrupt request.

You must issue a Space Forward command at least once for each file to be skipped. When a file is to be skipped, load the Word Counter with the two's complement of a count greater than or equal to the number of records contained in that file. Since a file may contain more than 4096 records, you may have to execute the Space Forward command several times (reloading the Word Counter each time) to skip one file.

Every time an End Of File mark is encountered in a spacing operation, the operation stops, both the End Of File and the Error flags in the Status Register are set to 1 , the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

NOTE Do not issue a Space Forward command when the End Of Tape flag in the Status Register is set to 1.

The Space Reverse command operates just like the Space Forward command. When a file is skipped, following a Space Reverse command, the tape is positioned immediately after the last record in the preceding file.

When the tape is in position for a Read or Write operation and no errors are indicated in the Status Register (other than the End Of File, Error combination), the program may proceed to phase 3.


## Phase 3: Read

To perform a Read operation:

1. Specify the storage location in memory for the first word to be read from the tape with a Load Memory Address Counter instruction (DOB).
2. Specify the two's complement of the number of words to be read with a Load Word Counter instruction (DOC). If you don't know the length of the record to be read, specify the two's complement of the longest possible record - i.e., 0 . This assures that the entire record will be read.
3. Select the transport and load the Read command into the Command Register with a Specify Command and Unit instruction (DOA). Append a Start command to initiate the Read operation.

Once the Read operation is initiated, the Busy flag is set to 1 , the Done flag is set to 0 , the tape moves past the heads, and the first 16 bits in the record are assembled into one word. This word is written into memory via the data channel, and the Word Counter is incremented by one.

The Read operation continues until the Word Counter overflows or the transport encounters an End Of Record gap. When the operation is complete, the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

If you don't know the length of the record that was read, you can find it by issuing a Read Memory Address Counter instruction (DIB) and subtracting from the address returned the starting memory location.

NOTE Whenever the End Of Tape flag is set to 1, be careful not to issue any command that will move the tape forward.


## Phase 3: Write

There are three write operations: Write, Write End Of File, and Erase.

## Write

1. Specify the storage location in memory of the first word to be written on tape with a Load Memory Address Counter instruction (DOB).
2. Specify the two's complement of the number of words to be written with a Load Word Counter instruction (DOC).
3. Select the transport and load the Write command into the command register with a Specify Command and Unit instruction (DOA). Append a Start command to initiate the Write operation.

Once the Write operation is initiated, the Busy flag is set to 1 , the Done flag is set to 0 , a word is read from memory, the tape moves past the heads, and the 16 bits of the word are written on the tape.

Each time the controller receives a word from memory, the Word Counter is incremented. When the Word Counter overflows, the controller writes the cyclic redundancy checkword. Then the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

## Write End Of File

Select the transport and load the Write End of File command into the command register with a Specify Command and Unit instruction (DOA). Append a Start command to set the Busy flag to 1 , the Done flag to 0 , and to initiate the operation.

Once the operation is initiated, $21 / 2$ inches of tape are erased and an End Of File mark is written on the tape after the inter-record gap. Then, the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated. Also, since the transports perform a read-after-write error check, both the End Of File and the Error flags in the Status Register are set to 1 each time a correct End of File mark is written.

## Erase

The Erase command can be used to erase or skip bad sections of tape. To use it, select the transport and load the Erase command into the Command register with a Specify Command and Unit instruction. Append a Start command to set the Busy flag to 1 , the Done flag to 0 , and to initiate the operation.

Once the operation is initiated, approximately $21 / 2$ inches of tape are erased. Then the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.


## TIMING

The DGC cassette transfers one 16 -bit word via the data channel every 1.34 milliseconds when performing a read or a write operation. Since the DGC cassette is a single buffered device, the data channel has only 28 microseconds to respond to a data channel request. If the data channel does not respond within this time, the Data Late and the Error flags are set to 1 . When the Data Late flag is set to 1 , the processing of the record continues until its normal completion. However, one or more of the words transferred contains an error.

Since the tape does not move at a constant speed because of the recording technique used for the DGC cassette transport, all references to tape speed, inter-record gaps, erased areas of tape, and information density, pertain to the average values along the length of the DGC cassette's tape. On the average, the tape moves past the heads at 30 inches per second when reading, writing, rewinding and spacing. The average bit density on the tape is 430 bits per inch.

The start and stop times for the basic DGC cassette operations are given in the table below.

|  | Read | Write | Space | Rewind |
| :--- | :---: | :---: | :---: | :---: |
| Start Delay | .22 ms | 35 ms | 1.3 ms | 2 sec |
| Last Word <br> To Stop | 136 ms | 136 ms | 120 ms | 2 sec |

ERROR CONDITIONS

## During Initializing

If a Start command is given when the selected unit is not ready to carry out a command, both the Iilegal flag and the Done flag are set to 1 and a program interrupt request is initiated. The Illegal flag can be set to 0 only with a Clear command or an I/O Reset instruction. The Clear command sets all the error indicating flags in the Status Register to 0 and sets the Command/ Transport Select Register to 0. Therefore, unit 0 is the selected transport and Read is the specified command after a Clear command or an I/O Reset instruction is issued. The Status flags read by a Read Status instruction pertain to unit 0 until another transport is selected.

## During Positioning

Both the Illegal flag and the Error flag are set to 1 in the Status Register when a Spacing command is issued to a transport which is not ready or if a Space Reverse command is issued when the tape is at the BOT mark. The Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

If a Space Forward command is issued and the tape is at the End Of Tape mark, the spacing operation continues until a Clear command is issued.

## During Reading

If the data channel does not respond in time for a data channel request, both the Data Late flag and the Error flag will be set to 1 in the controller's Status Register, but the Read operation will continue until either the Word Counter overflows or the transport encounters an End Of Record gap on the tape. The Data Late flag indicates that at least one word on the tape was not correctly transferred to memory.

If the transport encounters an End Of File mark, the Error flag, together with the End Of File flag, is set to 1 in the controller's status register. Busy is set to 0 , Done is set to 1 and a program inter rupt request is initiated.

Once the transport encounters the end of the data in a record or the word counter overflows, the controller reads the checkword and if the checkword does not match that calculated by the controller, the Checkword Error flag is set to 1 in the Status Register. The correct checkword for the entire record will be read even if the program reads only a portion of the record.

## During Writing

If the selected transport is not ready to receive a command or if the DGC cassette mounted on the selected transport is write-protected, the Start command will set the Error flag, the Illegal flag and the appropriate error condition flag in the Status Register to 1 . Busy will be set to 0 , Done will be set to 1 and a program interrupt request is initiated.

If the data channel does not respond in time for a data channel request, both the Data Late flag and the Error flag will be set to 1 in the Status Register but the Write operation will continue until the Word Counter overflows. The Data Late flag indicates that at least one word was not properly written.

If the End Of File mark contains an error, the controller will interpret the mark as a short data record and a Checkword Error will occur on every subsequent Read operation of that section of tape. A defective End Of File mark will also be interpreted as a data record during spacing operation.

Since the DGC cassette performs a read-after-write error check, the Checkword Error flag is set to 1 if the record just written contains an error.

# SECTION V 

## DISCS

- FIXED HEAD DISC SUBSYSTEM
- 4047A \& 4047B DISC CARTRIDGE SUBSYSTEMS
- 4048A DISC PACK SUBSYSTEM
- 4057A DISC PACK SUBSYSTEM
- 4231A DISC PACK SUBSYSTEM
- 6045 \& 6050/6051
CARTRIDGE DG/DISC SUBSYSTEM
6030 SERIES DG/DISKETTE SUBSYSTEM
- 4234 SERIES 10MB CARTRIDGE DISC SUBSYSTEM
6060 SERIES DG/DISC STORAGE SUBSYSTEM
6063/6065 FIXED HEAD DG/DISC SUBSYSTEM
- 6070 SERIES CARTRIDGE DG/DISC SUBSYSTEM


## INTRODUCTION TO DGC DISCS

Disc drives are popular for storing large quantities of information which must be directly accessed. The basic recording medium is a magnetic material coated on a platter. Platters come either singly or in a stack. The information on the platters is recorded or read by heads suspended near their surfaces. As the platters rotate, the heads define concentric circles of data called tracks around the surfaces of the platters. Heads can be either fixed or moving. Fixed-head discs assign one head to each and every operating track, while moving-head discs use one head for each surface so each head moves back and forth to cover all tracks.

Heads are mounted on arms to extend them out over the recording surfaces. The read/write heads together with their arms form an assembly called the access mechanism. The access mechanism on a multi-surface moving-arm disc consists of a num-
ber of arms mounted on a single post and extended like a comb between the platters. This entire mechanism moves in and out as single unit when the heads are being positioned.

The access mechanism on a multi-surface fixedhead disc also consists of a number of arms mounted on a post but the assembly does not move during routine operation of the disc. Each arm usually has many heads attached to it; each head is located over its respective track. Several posts can be located around the peripheral of the stack of platters; each post then carries its own complement of arms and heads.

The platters on some types of disc drives can be removed and exchanged. Removable single platters are called disc cartridges, removable stacks are called disc packs.


## DATA FORMATS ON DGC DISCS

Data General stores data on all its disc drives in a standard format. Data is recorded serially, bit by bit, on one track at a time. Sixteen bits form a word, and 256 contiguous words form a data storage field called a sector. A sector is the smallest addressable unit of information. The number of sectors which are recorded on each track is dependent on the particular disc drive used.

In addition to the data contained in each sector, a 16 - or 32 -bit cyclical checkword is recorded at the end of the data field. This checkword is calculated as the individual bits of the sector are passed from the controller to the drive, to be written on the disc. Once the 256 words ( 4096 bits) in the record have been written, this checkword is written. Subsequently, when that sector is read, the controller again calculates a checkword from the individual bits read from the disc. This new checkword is then compared to the original checkword as it is read from the disc at the end of the sector. If the two checkwords differ, an error flag is set to 1 , indicating that the data in the sector just read may contain errors.

On some discs, each sector also contains an identification field which precedes the data field. This identification field is used to verify the location of the sector before any read or write operation is performed and, in some cases, to indicate that the sector should not be used because the recording surface is defective.

The process of writing these identification fields is called formatting. All discs must be properly formatted with special programs provided by Data General before they can be used. The part numbers for these programs are given in the section dealing with the programming for each disc.

## ACCESSING

The data stored in any particular sector of a fixedhead disc is accessed by first selecting the read/ write head which is assigned to the track in which the sector is located and then waiting until the desired sector passes under that head. Maximum access time is therefore the sum of the times re-
quired for head selection, (on the order of 1 millisecond) and the maximum time the head must wait until the beginning of the desired sector appears, i.e., one complete revolution of the platter ( $\approx 17$ milliseconds @ 3600rpm).

The data stored in any particular sector of a mov-ing-head disc is accessed by first moving the access mechanism to the track which contains the sector, selecting the head for the proper track, and then waiting until the desired sector passes under that head. Maximum access time is therefore the sum of the time required to move the access mechanism (this is called a Seek operation and requires from 6 to 135 milliseconds) plus the time required to select the head (this time can overlap the time required for head positioning) plus the maximum time the head must wait until the beginning of the desired sector to appear (this time could be up to one or two complete revolutions of the platter, depending on the particular unit's synchronizing mechanism. The range is from 17 to 48 milliseconds.)

However, the average access time for a set of sectors on a moving-arm disc can be reduced because the access mechanism positions all the heads simultaneously. Once the access mechanism is locked in place, each head can access one complete track without being repositioned. This set of accessible tracks is called a "cylinder". In other words, there are as many cylinders in a disc as there are discrete positions (tracks) of the access mechanism over the surface and as many tracks in each cylinder as there are recording surfaces.


## DGC DISC SUBSYSTEMS

Data General offers eight distinct moving-head disc subsystems most of which require their own particular drive units. (With the exception of the 6030 diskette subsystem and the 4234 or 6045 cartridge subsystem, the drive units from any
subsystem may not be intermixed with those of any other subsystem; 6030 Series may be intermixed with drive units from either 6045 or 4234 Series subsystems.) The following table lists the specifications, equipment requirements and maximum sizes of the various disc subsystems.

Specifications for DGC Disc Subsystems

| Subsystem | Controller | Adapter | Drive Unit | Type | Number of Tracks or Cylinders | Number of Surfaces | Number of Sectors/Track | Capacity/ Unit <br> (Words) | Transfer Rate <br> (Words/Sec) | Maximum <br> Number of Units/Subsystem |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fixed-head (obsolete) | 4019 | None Required | 6001/6005 | 1 Post | 64 Tracks | $8{ }^{(1)}$ | 8 | 131,072 | 122,700 | 1024 Tracks In Any Combination |
|  |  |  | 6002/6006 | 1 Post | 128. Tracks |  | 8 | 262, 144 |  |  |
|  |  |  | 6003/6007 | 2 Post | 256 Tracks |  | 8 | 524,288 |  |  |
|  |  |  | 6004/6008 | 3 Post | 384 Tracks |  | 8 | 786,432 |  |  |
| 4047A and 4047B | 4046 | 4049 | 4047A | Cartridge | 203 | 2 | 12 | 1, 247, 232 | 90,000 | 4 |
|  |  | 4047 | 4047B | Cartridge and Nonremovable | $203+203$ | $2+2$ | 12 | 2, 494,464 |  | 2 |
| 4048A | 4046 | 4048 | 4048A | Pack | 203 | 10 | 6 | 3,118,080 | 78,000 | 4 |
| 4057A | 4046 | 4057 | 4057A | Pack | 203 | 20 | 12 | 12,472, 320 | 156,000 | 4 |
| 4231A | 4231 | 4231A <br> (comes with first drive) | first drive 4231A | Pack | 411 | 19 | 23 | 45,979,392 | 403,000 | 4 |
|  |  |  | second-fourth drive 4231B |  |  |  |  |  |  |  |
| 6045 | 6051 <br> Included with 6045 subsystem | None Required | $\begin{aligned} & 6050 \\ & 6030,6031 \end{aligned}$ <br> diskette units may be included in subsystem | Disc Cartridge and nonremovable; dr diskette (see 6030) | 408 | 4 | 12 | 5,013,504 | 156,250 | 4 |
| $4234{ }^{(2)}$ | Included with first drive model 4234 | None Required | first drive - 4234 second or fourth drive - 4235 third drive - 4236 $6030 \mathrm{~B}, 6031 \mathrm{~B}$ diskette type units may be included in subsystem | Dise Car- <br> tridge or <br> Flexible <br> Diskette (see <br> 6030) | 408 | 4 | 12 | 5,013,504 | 156, 250 | 4 |
| $6030^{(2)}$ | Included <br> with <br> model <br> 6030 or <br> 6031 drive | Included in the unit enclosure | first drive - 6030 or 6031 second-fourth drive 6030 A or 6031 A 4234F type cartridge units may be included in subsystem | Flexible <br> Diskette or Cartridge Drive (see 4234) | 77 | 1 (for Cartridge Drives, see 4234) | 8 | 157,696 | 15,625 | 4 |
| 6060 | Included <br> with 6060 <br> or 6061 <br> drive <br> Second controller included <br> with 6062 | Included <br> with 6060 <br> or 6061 <br> drive <br> Dual access included with 6062 | First single density drive-6060 <br> Additional single densit y drive-6060 A <br> First double density drive-6061 <br> Additional double density drive-6061A | Pack | $\begin{gathered} 411 \\ \text { or } \\ 815 \end{gathered}$ | 19 | 24 | $\begin{gathered} 47,978,496 \\ \text { or } \\ 95,139,840 \end{gathered}$ | 403,200 | 4 |
| 6063 <br> and <br> 6063A | Included with 6063 and 6064 | None Required | First half rapacity drive - 6063 Additional half capacity drive 6063A | Integral Disc Head module | 64 | 2 (1) | 32 | 524. 288 | 450.450 | 4 |
| $\begin{aligned} & 6064 \\ & \text { and } \\ & 6064 \mathrm{~A} \end{aligned}$ | Included with 6063 and 6064 | Fone <br> kequired | First full capacity drive - 6064 Additional full capa city drive 6064A | integral Disc Head module | 128 | 2 (1) | 32 | 1.048. 576 | 450.450 | 4 |
| $\begin{gathered} 6098 \\ \text { and } \\ 6099 \end{gathered}$ | Included <br> with <br> 6098 <br> and <br> 6099 | None <br> Required | N/A One unit per system | Non- removable dise and remova ble diskelte/4 (6098) <br> Non- removable disc (6099) | Rigid <br> drive <br> 384 <br> Flexible <br> drive <br> 77 | Rigid <br> drive <br> 2 <br> Flexible <br> drive <br> 2 | Rigid <br> drive <br> 32 <br> Flexible <br> drive <br> 16 | Rigid <br> drive <br> $6,491,456$ <br> Flexible <br> drive <br> 630,784 | Rigid drive <br> between <br> controller <br> and drive - <br> $455,270.5$ <br> Between CPU <br> and controller <br> Processor <br> dependent <br> Flexible <br> drive <br> 31,250 | 1 |

(1) The number of surfaces in a fixed head disc is transparent to the programmer.
(2) Cannot be shared by two processors: for the 6030 this is true only of early models.

## SHARED DISC CONSIDERATIONS

Almost all * Data General disc subsystems may be shared by two CPU's. In such a configuration, access to all or part of the subsystem is given to one processor or the other on a demand basis. The following text describes shared disc protocols for the models $6001.4047,4048,4057$, and 4231 series subsystems. Details of dual processor operation for other disc subsystems are described in the appropriate chapter.

In the case of the Fixed Head Disc Subsystems, no change in either the instructions themselves or the order in which they are issued is required. Access to the drive is alternated between the two CPU's if there is a conflict. As a result of sharing the subsystem, the time for accessing consecutively numbered sectors by one CPU is extended to 10.5 milliseconds/sector (average).

In the case of a Moving Head Disc Subsystem, the adapter performs certain functions which are no longer transparent to the programmer. These functions force a different instruction sequence for programming a data channel transfer. Each subsystem adapter alternates access between the two CPU's. When one of the CPU's starts an operation (seeking, reading or writing), the adapter locks out the second CPU until either the Read/Write Done flag is set to 1 for the first CPU or six seconds elapse. When a CPU is locked out by the adapter, that CPU can neither select a drive unit nor read a valid status word for any drive.

The six second lock out procedure insures that one CPU cannot seize the disc subsystem to the exclusion of the second CPU. This prevents a malfunctioning CPU from interferring with the operation of the second CPU for more than six seconds.

In addition, since either CPU can position the heads on any drive, the position of the heads in the selected drive is unknown to a CPU when it gains access to that drive. Therefore, each data transfer operation should be preceded by a Seek operation to the desired cylinder on the selected drive. If the adapter is in use when this Seek operation is initiated, the operation commences as soon as the adapter becomes free, and the other CPU is then locked out. When the Seek Done flag for the selected drive is set to 1 and a program interrupt request is initiated, the program can read a valid status word and perform a Read or a Write operation. As soon as the Read/Write Done flag is set to 1 , the adapter is free to service any requests from either CPU.

Although the adapter might transfer control to the other CPU once the Read/Write Done flag is set to 1 , the error indicating flags in the status register of the first computer are valid for the operation just completed. These flags are: Error, Data Late, Check Error, Address Error, End Error and the Sector Error, Head Error, and Bad Sector. flags, where applicable.

One situation which can be encountered in a shared disc environment is that of losing control of the adapter during an operation due to the 6 second time out provision. The six second time interval is measured from the start of the Seek operation in the drive itself. If the program does not initiate the data transfer operation so that is has sufficient time to be completed before 6 seconds elapse, the operation will not be completed. This situation could exist if a seek error occurs and the drive is recalibrated several times before a Seek operation is successful. Then, a data transfer operation might not have enough time to be completed before the 6 seconds elapses.

A second situation could exist in that a drive might be performing a Seek or Recalibrate operation, after a seek error, when the six seconds elapse . The computer that was locked out could initiate its own Seek operation with the same drive. This condition could cause damage to the access mechanism of the drive unit.

In order to avoid data loss or damage to a drive, the program should recalibrate the drive unit after a seek error and perform a "dummy" Read operation. This dummy read should read one 256 word sector from cylinder 0 into a scratch buffer.
Once the operation is completed, the adapter is free. The program can then attempt a second Seek operation to the desired cylinder and have 6 seconds to complete the data transfer.

If, after several attempts to recalibrate the drive, seek errors still occur, the drive unit should be considered inoperative. No attempts should be made to access that drive until it is repaired.
*4234 Series disc cartridge units and early 6030 series diskette units cannot share CPU's.

## FIXED HEAD DISC SUBSYSTEM

SUMMARY
MNEMONIC (FIRST CONTROLLER) ..... DSK
DEVICE CODE (FIRST CONTROLLER) ..... 208
MNEMONIC (SECOND CONTROLLER) ..... DSK1
DEVICE CODE (SECOND CONTROLLER) ..... ${ }^{60} 8$
PRIORITY MASK BIT ..... 9
TRACKS ..... 64-1024
SECTORS/TRACK ..... 8
WORDS/SECTOR ..... 256
TOTAL STORAGE CAPACITY MIN/MAX (WORDS).......131,072/2, 097, 152
MAXIMUM TRANSFER RATE (WORDS/SEC) ..... 122, 700
MAXIMUM ALLOWABLE DATA CHANNEL LATENCY ( $\mu \mathrm{SEC}$ ) ..... 14
SECTOR ACCESS TIME MAX/MIN (MSEC) ..... 18/1

## ACCUMULATOR FORMATS

SPECIFY DISC TRACK AND SECTOR... (DOA)


READ STATUS
(DIA)


LOAD MEMORY ADDRESS COUNTER ...(DOB)


READ MEMORY ADDRESS COUNTER....(DIB)


## S, C AND P FUNCTIONS

S Set Busy to 1, Done and all status flags to 0 and start a Read operation.

C Set Busy, Done, Data Late and Check Error flags to 0 and stop all operations.

P Set Busy to 1, Done and all status flags to 0 and start a Write operation.

## INTRODUCTION

The 6001-6008 drive units are used in the fixed head disc subsystem. These differ only in storage capacity (number of tracks). The minimum number of tracks in a subsystem is $64\left(0-77_{8}\right)$ while the maximum is $1024\left(0-1777_{8}\right)$. Each track contains 8 ( $0-7$ ) sectors; each of which stores 256 $(4008) 16$-bit words together with a checkword for the sector. The data storage capacity is 2048 words/track. Therefore, a fixed head disc subsystem can store between 131, 072 words (for the smallest configuration) and 2,097, 152 words (for the largest configuration).

The average access time for any sector in the subsystem is 8.5 milliseconds. Once the sector is found, all data transfers to and from the subsystem occur at a rate of 122,700 words/second. Each transfer operation moves one 256 word sector.

Data, stored in the subsystem, can be protected from accidental overwrite by means of an operator controlled write-protection feature. This allows the operator to write-protect groups of $16\left(20_{8}\right)$ tracks.

## INSTRUCTIONS

The disc drive controller contains three program accessible registers: a 15 -bit Memory Address Counter, a 9 -bit Status Register and a 13 -bit combined Track/Sector Select Register. The Memory Address Counter is self-incrementing and contains the memory location of the next 16 -bit word to be read from or written on the disc. The Status Register contains all the information flags for the disc drive. The combined Track/Sector Select Register contains the number of the desired track on the disc and the number of the desired sector which is to be read or written. There is no Word Counter available to the programmer since the data is always transferred in 256 word blocks.

Four instructions are used to program data channel transfers to and from the fixed head disc subsystem. Two of these instructions are used to supply all of the necessary data to the controller for any disc operation. The remaining two instructions allow the program to determine, in detail, the current state of the subsystem. A fifth instruction is used for maintenance purposes.

The disc controller's Busy and Done flags are controlled using all three of the device flag commands as follows:

$$
\begin{array}{ll}
\mathrm{f}=\mathrm{S} & \begin{array}{l}
\text { Set the Busy flag to 1, the Done flag } \\
\text { and all the status flags to 0, and } \\
\text { initiate a Read operation. }
\end{array} \\
\mathrm{f}=\mathrm{C} & \begin{array}{l}
\text { Set the Busy flag, the Done flag, the } \\
\text { Check Error and Data Late flags to } \\
\text { 0, and terminate any Read or Write } \\
\text { operation in progress. }
\end{array} \\
\mathbf{f}=\mathrm{P} & \begin{array}{l}
\text { Set the Busy flag to 1, the Done flag } \\
\text { and all status flags to 0, and initiate } \\
\text { a Write operation. }
\end{array}
\end{array}
$$

## SPECIFY TRACK AND SECTOR

$\mathrm{DOA} \stackrel{\mathrm{f}}{=} \quad \underline{\underline{\mathrm{ac}},}$ DSK

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 | $F$ | 0 | 1 | 0 | 0 | 0 | 0 |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Bits 3-15 of the specified AC are loaded into the disc controller's Track/Sector Select Register. Bits $0-2$ are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The
contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :--- | :--- |
| $0-2$ | --- | Reserved for future use. <br> $3-12$ |
| Track |  | Specify the track number <br> $0-17778$ |
| $13-15$ | Sector | Select the sector number <br> $0-78$ for a Read or a <br> Write operation. |

## LOAD MEMORY ADDRESS COUNTER

$$
\mathrm{DOB}<\mathbf{f}>\stackrel{\mathrm{ac}}{=}, \mathrm{DSK}
$$



Bits $0-15$ of the specified AC are loaded into the disc controller's Memory Address Counter. If AC bit is 1 , the controller is put into the diagnostic mode of operation. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | Diag | Places the controller in the <br> diagnostic mode of opera- <br> tion. |
| $1-15$ | Memory <br> Address | Location of the next word in <br> memory to be used for a <br> data channel transfer. |

READ STATUS

DIA $<\underline{\underline{\mathbf{f}}>}$ ac $\underline{\underline{\text { ac }}}$, DSK


The contents of the Status Register are placed in bits $7-15$ of the specified AC. Bits 0-6 are set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:

|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
| Bits | Name | Meaning When 1 |
| 0-6 | ---- | Reserved for future use. |
| 7 | Shift Register Bit 0 | Used for maintenance. |
| 8 | First Buffer Full | Used for maintenance. |
| 9 | Second Buf fer Full | Used for maintenance. |
| 10 | Write Data | Used for maintenance. |
| 11 | Write Lock | The Write operation specified a track which was Write-Protected. |
| 12 | Data Late | The data channel failed to respond in time to a data channel request. |
| 13 | No Such Track | The track specified by the program is not connected to the controller. |
| 14 | Check <br> Error | The checkword read from the disc does not match the checkword calculated by the controller. |
| 15 | Error | One or more of the bits $11-14$ is set to 1 . |

## READ MEMORY ADDRESS COUNTER

DIB $<\underline{\underline{\mathbf{f}}>} \quad$ ac, DSK

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | F | 0 | 1 | 0 | 0 | 0 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

The contents of the Memory Address Counter are placed in bits 1-15 of the specified AC. Bit 0 is set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. When the Memory Ad-
dress Counter is read after a Write operation, the contents point to a memory location two greater than the location of the last word written on the disc. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :--- | :--- |
| 0 | --- | Reserved for future use. <br> $1-15$ |
| Memory <br> Address | Location of the next word <br> in memory to be used for <br> a data channel transfer. |  |

## DIAGNOSTIC

$\mathrm{DIC}<\mathbf{f}>\underset{\underline{\mathrm{ac}}, \mathrm{DSK}}{\underline{=}}$

| 0 | 1 | 1 | $A C$ | 1 | 0 | 1 | F | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

When the controller has been placed in the maintenance mode of operation by a 1 in bit 0 of the specified AC in a LOAD MEMORY ADDRESS COUNTER instruction, a DIAGNOSTIC instruction will supply a single clock pulse to the controller's logic. After the clock pulse is supplied, the controller's Busy and Done flags are set according to the function specified by F. Examples of the use of this instruction can be found in the Fixed Head Disc Diagnostic Program Listing (DGC \#097-000012).

## PROGRAMMING

The preparation of the fixed head disc subsystem for a data channel transfer is divided into two distinct phases: I, specifying the parameters of the transfer; and II, initiating the data transfer. The results of issuing instructions in Phase I should be checked for errors before proceeding to Phase II.

## Phase I: Specify the Parameters of the Transfer

Phase I consists of issuing two instructions. They can be executed in any order. Issuing a SPECIFY TRACK AND SECTOR (DOA) instruction to the controller selects the desired track and sector to be processed. A LOAD MEMORY ADDRESS COUNTER (DOB) is then issued to specify the first location in memory to be used in the data channel transfer. Bit 0 of the specified AC must be 0 in this instruction if the subsystem is to perform a Read or Write operation.

When the program is executing successive read operations into contiguous areas of memory, the Memory Address Counter does not have to be updated after each sector is read. However, if contiguous areas of memory are to be written on the disc, the Memory Address Counter must be updated after each Write operation. This is necessary since the Memory Address Counter points to a location in memory which is two greater than the memory location of the last word written on the disc.

Once the track is specified, the status must be checked to determine if the subsystem is ready to proceed. The status is checked by examining the Busy flag of the subsystem. If the Busy flag is 0 , the program can proceed to Phase II.

## Phase II: Initiate the Transfer

Phase II consists of issuing either a Read or a Write command to the disc subsystem. The Read command transfers a sector (block) of data, consisting of 256 words, from the disc to the computer's memory via the data channel. A Write command transfers a block of data from the computer's memory via the data channel, and stores the data on the disc. Each of these commands is initiated by issuing one of the device flag commands. A Start command initiates a Read operation while a $P$ command initiates a Write operation. Either of these two commands can be appended to the last of the two instructions issued in Phase I.

## Read

When a Read command is issued, the Busy flag is set to 1 and the Done flag is set to 0 . The controller selects the specified track and then waits until the desired sector is encountered. As the sector passes under the head, the sequential bits are read. When a word is fully assembled, the controller transfers the word to the computer's memory via the data channel. Each time a word is transferred to memory, the Memory Address Counter is automatically incremented.

Once the 256 words have been read, the controller reads the checkword at the end of the sector and compares it to the checkword it had calculated during the read operation. If the two checkwords differ, both the Error flag and the Checkword Error flag are set to 1. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

## Write

When a Write command is issued, the Busy flag is set to 1 and the Done flag is set to 0 . The controller reads three words from the computer's memory, via the data channel, and then waits for
the desired sector to pass under the head. Each time the controller reads a word from the computer's memory, the Memory Address Counter is automatically incremented.

Once the desired sector is encountered, the bits of each word are sequentially written. When the 256 words of the sector have been written, the controller writes the checkword it calculated from the data during the Write operation. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

The last two words requested from the computer's memory are not written. This means that the Memory Address Counter points to a memory location which is two greater than the address of the last word written on the disc when the Write operation is concluded.


## TIMING

The disc rotates at a speed of 3540 rpm . Therefore, the time for a complete revolution is 16.95 milliseconds. Since there are eight sectors on a track, the time for one sector to pass under the Read/Write head is 2.12 milliseconds. If the Read or the Write command is given at the same time as the SPECIFY TRACK AND SECTOR instruction, a minimum of 1 millisecond elapses before the data transfer can begin. This allows the head selection logic to settle down. The maximum time for a sector search is 17.95 milliseconds so the average sector access time is 9.5 milliseconds.

The data segment of a sector passes under the head in 2.08 milliseconds which means the data channel requests occur every 8.15 microseconds. Since the fixed head disc system is double buffered, the maximum allowable data channel latency is 14 microseconds. If the data channel does not respond within this time, the Data Late flag will be set to 1 . When the Data Late flag is set to 1 , one or more words are lost but the processing of the sector continues and when the Done flag is set to 1 , a program interrupt request is initiated.

When the program is processing consecutively numbered sectors, the program has 1.12 milliseconds after the Done flag is set to 1 to issue a SPECIFY TRACK AND SECTOR instruction to select the next sector, except when the sector just processed is sector 3 . The program then has a 3.24 milliseconds to select sector 4 because both sectors 7 and 0 lie between sectors 3 and 4 on the disc surface. (See DISC FORMAT section.)

## DISC FORMAT

The controller cannot process physically adjacent sectors on the disc surface consecutively. In order to minimize waiting time, the sectors on a track are not numbered consecutively but are interleaved in the manner shown below. For example, when the drive finishes processing sector 0 on a track, sector 4 starts passing under the Read/ Write head for that track. During the interval that sector 4 is under the head, the program has sufficient time to issue the instructions necessary to process sector 1 which will pass under the head
immediately after sector 4. The interleaving of sectors is continued from one track to the next so that having completed processing sector 7 on one track, sector 0 on the next track can be processed with a minimum of time required for sector search. This numbering system is continued over all the tracks in the disc system. Eight possible configurations are under the heads at any time. These configurations of sector numbering repeat for every eight tracks. The particular arrangement is determined by the least significant octal digit in the track address.


## ERROR CONDITIONS

## During Specification of the Parameters of the Transfer

If the track selected in the SPECIFY TRACK AND SECTOR instruction does not exist in the subsystem, no indication is given until the program attempts to perform a Read or a Write operation. When the program attempts to read or write a non-existent track, the controller terminates the operation. The Error and the No Such Track flags are set to 1 ; the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The No Such Track flag is set to 0 when the program completes a Read or a Write operation on a valid track.

## During a Read Operation

After the 256 words of the sector have been read, the checkword is read and compared with the checkword calculated by the controller from the data during the Read operation. If the checkwords differ, both the Error and the Check Error flags are set to 1 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Check Error flag indicates that at least one of the words read contains an error.

If the data channel fails to respond to a data channel request in the time allowed, both the Error and the Data Late flags are set to 1. The Read
operation continues until the end of the sector; the Busy flag is then set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word in the sector was not properly transferred to the computer.

## During a Write Operation

If the track specified in Phase I is write-protected, the sector selected to receive the data is not altered. However, the controller performs all the tasks necessary for a Write operation. Words are read from memory and the Memory Address Counter is incremented as in a valid Write operation. Once the attempt to write the sector has concluded, the Busy flag is set to 0, the Error and the Write Lock flags are set to 1 , the Done flag is set to 1 and a program interrupt request is initiated. The Write Lock flag is set to 0 when the program completes a Read or a Write operation on a valid track.

If the data channel fails to respond to a data channel request in the time allowed, both the Error and the Data Late flags are set to 1 . The Write operation continues until the end of the sector; the Busy flag is then set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word in the sector was not properly written.

# THE 4047A AND 4047B DISC CARTRIDGE SUBSYSTEMS 

## SUMMARY

MNEMONIC (FIRST CONTROLLER)
MNMON (FRST CONTROLLER) ..... DKР
DEVICE CODE (FIRST CONTROLLER) ..... ${ }^{33}{ }_{8}$
MNEMONIC (SECOND CONTROLLER) ..... DKP1
DEVICE CODE (SECOND CONTROLLER) ..... $7_{8}$
PRIORITY MASK BIT ..... 7
SURFACE/UNIT ..... 2
TRACKS/SURFACE (CYLINDERS) ..... 203
SECTORS/TRACK ..... 12
WORDS/SECTOR ..... 256
TOTAL STORAGE CAPACITY/UNIT (WORDS) ..... 1,247, 232
MAXIMUM TRANSFER RATE (WORDS/SEC) ..... 90,000
MAXIMUM ALLOWABLE DATA
CHANNEL LATENCY ( $\mu \mathrm{SEC}$ ) ..... 22.2
SEEK TIME MAX/MIN (mSEC) ..... 135/15
SECTOR ACCESS TIME MAX/MIN (mSEC) ..... 40.5/. 5
ACCUMULATOR FORMATS
SPECIFY DISC ADDRESS ANDSECTOR COUNT
(DOC)

READ DISC ADDRESS(DIC)

SPECIFY COMMAND AND CYLINDER... (DOA)


## COMMANDS

| 00 | Read | 10 | Seek |
| :--- | :--- | :--- | :--- |
| 01 | Write | 11 | Recalibrate |

READ STATUS
(DIA)


LOAD MEMORY ADDRESS COUNTER ... (DOB)


READ MEMORY ADDRESS COUNTER $\qquad$


16 -bit words and contains a checkword. The data storage capacity is 3072 words/track, 6144 words / cylinder or $1,247,232$ words/cartridge. Words are transferred to and from the subsystem via the data channel at a rate of 90,000 words per second. Up to 16 sectors containing $4096\left(10000_{8}\right)$ words can be transferred in one operation.

The controller for a disc cartridge subsystem, when coupled to the adapter, can direct the activities of up to four drive units. Any number of these units can be performing Seek operations simultaneously, but only one drive unit can be reading or writing at any one time.

## INSTRUCTIONS

The disc drive controller contains four program accessible registers: a 15 -bit Memory Address Counter, a 16 -bit Status Register, a 16 -bit combined Command/Cylinder Select Register and a combined disc Address/Sector Counter Register. The Memory Address Counter is self-incrementing and contains the memory location of the next 16 -bit word to be either read from or written on the disc. The Status Register contains all the information flags for the controller and the selected drive and the seek status of the remaining three drives. Five of the flags in the Status Register are able to initiate a program interrupt request when they are set to 1. These are the Read/Write Done flag, and the 4 Seek Done flags for the drive units $0-3$, respectively. The combined Command/Cylinder Select Register contains the command last issued to the subsystem and the number of the desired cylinder on the disc surface. The combined Disc Address/Sector Counter contains the surface and sector location of the active head and the two's complement of the number of sectors to be either read from or written on the disc. The Sector Counter is self-incrementing after each sector is read or written.

Six instructions are used to program data channel transfers to and from the disc pack. Three of these instructions are used to supply all of the necessary data to the controller for any disc operation. The remaining three instructions allow the program to determine, in detail, the current state of the disc pack subsystem.

The disc controller's Busy and Done flags are controlled using all three of the device flag commands as follows:
\(\left.$$
\begin{array}{ll}\mathrm{f}=\mathrm{S} & \begin{array}{l}\text { Initiate a Read, Write, Seek or Recalibrate } \\
\text { operation, depending on the contents of the } \\
\text { Command Register. Set the Busy flag to 1, }\end{array}
$$ <br>
the Done flag and all error indicating flags <br>

to 0. The error indicating flags are the\end{array}\right\}\)| Seek Error, the End Error, the Unsafe, |
| :--- |
| the Check Error, the Data Late and the |
| Error flags. Note that it is usually |
| undesirable to initiate a Seek or Recalibrate |
| with this command as the controller will |
| remain busy until the operation is |
| completed. |

## SPECIFY DISC ADDRESS AND SECTOR COUNT



Bits $0-15$ of the specified AC are loaded into the Disc Address Register. Bits 3-6 are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


## SPECIFY COMMAND AND CYLINDER

$\mathrm{DOA}<\underline{\mathrm{f}}>\underline{\underline{\mathrm{ac}}, \mathrm{DKP}}$


Bits $0-15$ of the specified AC are loaded into the Command/Cylinder Select Register. Bit 5 is ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


## LOAD MEMORY ADDRESS COUNTER

$\mathrm{DOB}<\underline{\mathrm{f}}>\underline{\underline{\mathrm{ac}}, ~ D K P}$


Bits $0-15$ of the specified AC are loaded into the controller's Memory Address Counter. Bit 0 must be 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified $A C$ remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| 0 | --- | Reserved for future use. |
| $1-15$ | Memory <br> Address | Location of the next word <br> in memory to be used in a <br> data channel transfer. |

READ STATUS
DIA $<\underline{\underline{f}}>\quad \underline{\underline{a c}}$, DKP


The contents of the Status Register are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:

| Bits | Name | Meaning When Set to 1 |
| :---: | :---: | :---: |
| 0 | Read/Write Done | The selected drive has completed a Read or a Write operation. |
| 1-4 | Seek Done | Drive unit $0-3$, respectively, has completed a Seek or Recalibrate operation. |
| 5-8 | Seeking on Drive | Drive unit 0-3, respectively, is currently performing a Seek or Recalibrate operation. |
| 9 | Drive <br> Ready | The selected drive is ready to carry out a command. |
| 10 | Seek Error | The selected drive did not successfully carry out the Seek or Recalibrate ordered. |
| 11 | End Error | The selected drive attempted to continue a Read or a Write operation which began at a valid address but extended beyond the last surface of the disc cartridge. |
| 12 | Unsafe | A malfunction exists in the selected drive. |
| 13 | Check <br> Error | The checkword on the disc does not match the checkword calculated by the controller. |
| 14 | Data Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the bits $10-14$ is set to 1 . |


| Bits | Name | Contents |
| :---: | :---: | :---: |
| 0-1 | Drive | Number of the drive selected. |
| 2 | Format | The selected drive is in the format mode. This mode should not be used. |
| 3-6 | --- | Reserved for future use. If these bits were loaded with a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction, they will be read into the specified AC when a READ DISC ADDRESS instruction is issued. |
| 7 | Surface | The surface number of the active head on the drive. |
| 8-11 | Sector | The sector number of the sector immediately following the last sector processed. If the last sector read or written was 138 , this number will be 148 even though there is no such sector. If the operation is still in progress, this is the sector currently being read or written. |
| 12-15 | -Sector Count | The two's complement of the number of sectors left to be processed. |

## READ DISC ADDRESS

$\mathrm{DIC}<\underline{\mathrm{f}}>\quad \underline{\underline{\mathrm{ac}}}, \mathrm{DKP}$


The contents of the Disc Address Register and the Sector Counter are placed in bits $0-15$ of the specified AC. After the data transfer takes place, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


## PROGRAMMING

$$
\mathrm{DIB}<\mathrm{f}>\quad \underline{\underline{a c}, \mathrm{DKP}}
$$



The contents of the Memory Address Counter are placed in bits $1-15$ of the specified AC. Bit 0 is set to 0. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. When the Memory Address Counter is read after a Write operation, the contents point to a memory location two greater than the location of the last word written on the disc cartridge. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| $0-15$ | $\begin{array}{l}\text { Memory } \\ \text { Address }\end{array}$ | $\begin{array}{l}\text { Location of the next word in } \\ \text { memory to be used for a } \\ \text { data channel transfer. }\end{array}$ |
| If bit 0 is 1, the Read or the |  |  |$\}$| Write operation exceeded |
| :--- |
| the capacity of a 32K ma- |
| chine and the excess words |
| were transferred either to |
| (in a read) or from (in a |
| write) low core. |

The preparation of a moving-head disc pack for data channel transfers is divided into three distinct phases: I, selecting the drive unit, the sur face, the sector and the number of sectors; II, positioning the Read/Write heads over the correct cylinder; and III, starting the Read or Write operation. The results of issuing commands in each phase should be checked for errors before proceeding to the next phase.

## Phase I: Select the Drive, Surface, Sector and Number of Sectors

The initial selection of a disc drive is performed as follows: a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) is issued to the controller to select the drive unit, the surface of the cartridge, the first sector to be read or written, and the two's complement of the number of sectors to be transferred in the operation. The drive units are numbered $0-3$; the surfaces are numbered 0 and 1 ; the sectors are numbered $0-13_{8}$; the maximum number of sectors which can be transferred in one operation is sixteen. Care should be taken to insure that the parameters specified in this initial selection do not exceed the capacity of the disc cartridge.

Once the drive unit is chosen, the status of that drive must be checked to determine if the drive is ready to proceed. The status is checked by issuing a READ STATUS instruction (DIA) and examining the Drive Ready flag. If the Drive Ready flag is set to 1 , the program can proceed to Phase II. If it is set to 0 , the program should not issue any commands to that drive unit until it is in the ready state.

Phase II: Position the Heads
The heads are positioned over the desired cylinder as follows: a SPECIFY COMMAND AND CYLINDER instruction (DOA) is issued to the controller. This instruction should contain the number of the cylinder desired and the Seek command. The cylinders are numbered from $0-3128$. The instruction should also set both the Read/Write Done flag and the Seek Done flag for the selected drive to 0. The Seek operation is initiated by a Pulse command. While the drive is seeking, the Seeking On Drive flag for that drive is set to 1 . When the heads have finished moving to the specified cylinder, the Seeking On Drive flag for the selected unit is set to 0 and the Seek Done flag for that drive unit is set to 1 , thus initiating a program interrupt request.

The program should then check the Status Register to determine if a seek error has occurred as a result of a faulty Seek operation. If no errors have occurred, the program can proceed to Phase III.

The heads of the selected drive unit can be forced to cylinder 0 by the Recalibrate operation. A Recalibrate operation is performed as follows: a SPECIFY COMMAND AND CYLINDER instruction is issued to the controller. This instruction should contain the Recalibrate command and should also set both the Read/Write Done and the Seek Done flags for the selected drive unit to 0 . The operation is initiated by a Pulse command. While the drive is being recalibrated, the Seeking On Drive flag for the selected drive is set to 1 . Once the Recalibrate operation is completed, the Seeking On Drive flag is set to 0, the Seek Done flag for the selected drive is set to 1 and a program interrupt request is initiated.

When the program places a drive in the seek mode of operation, the controller is free to accept commands to the other drives under its direction. Therefore, once one or more drives are performing Seek operations, one of the other drives can perform a Read or a Write operation. If the program is simultaneously managing several drives with one controller, the error indicating flags in the Status Register apply only to the most recently selected drive unit, i. e., the unit specified in the last SPECIFY DISC ADDRESS AND SECTOR COUNT instruction issued.

INITIAL SELECTION AND


A Read operation transfers blocks of data from the disc to the computer's memory, via the data channel. A block of data contains 256 words. Up to 16 blocks may be transferred in one Read operation. A Write operation transfers blocks of data from the computer's memory, via the data channel, to the disc. Again, up to 16 blocks of data may be transferred in one operation.

Read or Write operations are performed in a series of steps which are virtually identical. The parameters of the data transfer must be specified and finally the operation is initiated.

## Read

A Read operation is performed as follows: the storage location in memory for the first word to be read from the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be read and the starting sector were specified in Phase I.

The Read command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). It is not necessary to load the cylinder number again, but it is good practice since other disc subsystems may require this information. The Read operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Read operation is begun, the drive unit waits until the desired sector passes under the head and then starts reading the sequential bits of the first word in the sector. When a word is fully assembled, the controller transfers the word to the computer's memory via the data channel. Each time a word is transferred to memory, the Memory Address Counter is automatically incremented.

When the 256 words from the sector have been read, and the checkword at the end of the sector verified, the sector counter is incremented by one.

If the sector counter does not overflow, the next sector is read. This process continues until either the sector counter overflows or the last sector on the surface is read. In the case where the last sector on surface 0 is read, the sector counter has not overflowed, the drive will automatically continue the operation by reading the first sector on surface 1 in the same cylinder.

The Read operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been read. Upon completion of the Read operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.


A Write operation is performed as follows: the storage location in memory of the first word to be written on the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be written and the number of the starting sector were specified in Phase I. The Write command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). It is not necessary to load the cylinder number again, but it is good practice since other disc drives may require this information. The Write operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Write operation is initiated, the controller reads two words from the computer's memory, via the data channel and then waits for the desired sector to pass under the head. Each time the controller reads a word from the computer's memory, the Memory Address Counter is incremented. Once the desired sector is encountered, the bits of each word are sequentially written. When the 256 words in the sector have been written, the controller writes the checkword it calculated from the data during the Write operation. The sector counter is then incremented by one.

If the sector counter does not overflow, the next sector is written. This process continues until either the sector counter overflows or the last sector on the surface is written. In the case when the last sector on surface 0 is written, and the sector counter has not overflowed, the drive will automatically continue the operation by writing the first sector on surface 1 in the same cylinder.

The Write operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been written. Upon completion of the Write operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program inter rupt is initiated.

## TIMING

The disc cartridge rotates at a speed of 1500 rpm ; a complete revolution requires 40 milliseconds. A register, containing the identification number of the sector currently passing under the head, is used to reduce the sector accessing time. This feature allows the subsystem to carry out a Read or a Write operation the first time the desired sector passes under the head without waiting for a track address check.

Since each data record in a sector is preceded by a 0.5 millisecond gap, used for synchronization, the minimum sector access time is 0.5 milliseconds. The maximum is 40.5 milliseconds so the average is 20.5 milliseconds.

The time required to position the heads (the seek time) is dependent on the number of cylinders the heads must move past in a Seek operation. A maximum of 15 milliseconds is required to move the heads from one cylinder to the adjacent cylinder. The time required to move from cylinder 0 to cylinder $312_{8}$, or vice versa, is 135 milliseconds, maximum.

Any time a Seek or Recalibrate operation is initiated by a Pulse command, the controller requires 50 microseconds to respond to the command. Therefore, the program must wait 50 microseconds after initiating a head movement operation before any other disc command can be issued.

A sector passes under the head in 3.33 milliseconds while the data block in the sector passes under the head in 2.84 milliseconds. Since there are 256 data words in a sector, a data channel request occurs every 11.1 microseconds. This corresponds to a data transfer rate of 90,000 words/second. Since the controller is doubled buffered, the maximum allowable data channel latency is 22.2 microseconds. If the data channel does not respond within this time, both the Data Late and the Error flags are set to 1. Once this error occurs, the processing of the current sector is completed and the command is terminated, even if the operation was scheduled to transfer additional sectors. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

## ERROR CONDITIONS

## During Initial Selection

If the program specifies a non-existent sector $\left(>13_{8}\right)$ no indication of this error is given. If the subsystem then attempts a Read or a Write operation, the drive unit will search forever for that non-existent sector. The subsystem can be released from this search by having the program issue an I/O RESET instruction (IORST).

## During Head Positioning

If the program issues a SPECIFY COMMAND AND CYLINDER instruction which specifies a nonexistent cylinder ( $>312_{8}$ ) and then places the drive unit in the seek mode, the Seek operation is terminated. Both the Seek Error and the Seek Done flags for that unit are set to 1 . When the Seek Done flag is set to 1 , a program interrupt request is initiated.

If any Seek operation to a valid cylinder number results in a Seek Error, the drive unit should be recalibrated.

## During Reading

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Read operation is initiated.

An error can occur when the subsystem is reading a series of sectors in one operation if the Read operation exceeds the number of sectors available. When the last sector on surface 1 is read and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

If the checkword read at the end of a sector differs from that calculated by the controller, both the Error and the Check Error flags are set to 1 . The Read operation is terminated, even if more sectors were supposed to be read; the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Check Error indicates that at least one word in the last sector read contains an error.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The reading of the current sector continues, but once that sector has been read, the Read operation is terminated. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word from the last sector read was not correctly transferred to memory.

## During Writing

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Write operation is initiated.

An error can occur when the subsystem is writing a series of sectors in one operation if the Write operation exceeds the number of sectors available. When the last sector on surface 1 is written and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to sector 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The writing of the current sector continues, but once that sector has been written, the Write operation is terminated. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word in the sector was not written properly.

## THE 4048A DISC PACK SUBSYSTEM

## SUMMARY

MNEMONIC (FIRST CONTROLLER) ..... DKP
DEVICE CODE (FIRST CONTROLLER) .....  $33_{8}$
MNEMONIC (SECOND CONTROLLER) ..... DKP1
DEVICE CODE (SECOND CONTROLLER) ..... $73_{8}$
PRIORITY MASK BIT ..... 7
SURFACES/UNIT ..... 10
TRACKS/SURFACE (CYLINDERS) ..... 203
SECTORS/TRACK ..... 6
WORDS/SECTOR ..... 256
TOTAL STORAGE CAPACITY (WORDS) ..... 3, 118, 080
MAXIMUM TRANSFER RATE (WORDS/SEC) ..... 78,000
MAXIMUM ALLOWABLE DATA CHANNEL LATENCY ( $\mu$ SEC) ..... 25.6
SEEK TIME MAX/MIN (mSEC) ..... 60/10
SECTOR ACCESS TIME MAX/MIN(mSEC)46. 3/0
ACCUMULATOR FORMATS
SPECIFY DISC ADDRESS ANDSECTOR COUNT(DOC)

READ DISC ADDRESS(DIC)

SPECIFY COMMAND AND CYLINDER... (DOA)


COMMANDS

| 00 | Read | 10 | Seek |
| :--- | :--- | :--- | :--- |
| 01 | Write | 11 | Recalibrate |

READ STATUS
(DIA)


LOAD MEMORY ADDRESS COUNTER... (DOB)


READ MEMORY ADDRESS COUNTER
(DIB)


## S, C AND P FUNCTIONS

S Set Busy to one, Done to zero and start a Read or a Write operation.
C Set Busy to zero, Done to zero and stop all operations.
P Start a Seek or a Recalibrate operation.

## INTRODUCTION

The 4048 A disc pack subsystem utilizes a removable disc pack containing $10\left(0-11_{8}\right)$ program accessible surfaces. There are $203\left(0-312_{8}\right)$ cylinders on the disc pack. Each of the preformatted tracks in a cylinder contains 6 (0-5) sectors, each of which stores $256(4008) 16$-bit words and contains a checkword. The data storage capacity is 1,536 words/track, 15,360 words/ cylinder or $3,118,080$ words/pack. Words are
transferred to and from the subsystem via the data channel at a rate of 78,000 words per second. Up to 16 sectors containing 4096 ( $10000_{8}$ ) words can be transferred in one operation.

The controller for the subsystem, when coupled to the adapter, can direct the activities of up to four drive units. Any number of these units can be performing Seek operations simultaneously, but only one drive can be reading or writing at any one time.

## INSTRUCTIONS

The disc drive controller contains four program accessible registers: a 15 -bit Memory Address Counter, a 16 -bit Status Register, a 16 -bit combined Command/Cylinder Select Register and a combined disc Address/Sector Counter Register. The Memory Address Counter is self-incrementing and contains the memory location of the next 16 -bit word to be either read from or written on the disc. The Status Register contains all the information flags for the controller and the selected drive as well as 8 flags which indicate when any drive completes a Seek or a Recalibrate operation. Any of the 4 Seek Done flags as well as the Read/Write Done flag are able to initiate a program interrupt request when they are set to 1 . The combined Command/Cylinder Select Register contains the command last issued to the subsystem and the number of the desired cylinder on the disc surface. The combined Disc Address/Sector Counter contains the surface and sector location of the active head and the two's complement of the number of sectors to be either read from or written on the disc. The Sector Counter is self-incrementing after each sector is read or written.

Six instructions are used to program data channel transfers to and from the disc pack. Three of these instructions are used to supply all of the necessary data to the controller for any disc operation. The remaining three instructions allow the program to determine, in detail, the current state of the disc pack subsystem.
-
The disc controller's Busy and Done flags are controlled using all three of the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Initiate a Read, Write, Seek or Recalibrate operation, depending on the contents of the Command Register. Set the Busy flag to 1, the Done flag and all error indicating flags to 0 . The error indicating flags are the Seek Error, the End Error, the Address Error or Unsafe, the Check Error, the Data Late and the Error flags. Note that it is usually undesirable to initiate a Seek or Recalibrate with this command as the controller will remain busy until the operation is completed.
$\mathrm{f}=\mathrm{C} \quad$ Set the Busy, Done and all error indicating flags to 0 and stop all positioning and data transferring operations.
$\mathrm{f}=\mathrm{P} \quad$ Initiate either a Seek or a Recalibrate operation, depending on the contents of the Command Register.
$\mathrm{DOC}<\underline{\underline{\mathbf{f}}}>$ ac, DKP


Bits 0-15 of the specified AC are loaded into the controller's combined Address Register/Sector Counter. Bits 3 and 8 are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0-1 | Drive | Select the drive 0, 1, 2, or 3 . |
| 2 | Format | If 1 , place the drive in the format mode. |
| 3 | ---- | Reserved for future use. |
| 4-7 | Surface | Select the surface (head), $0-11_{8}$, for the start of a Read or Write operation. |
| 8 | ---- | Reserved for future use. |
| 9-11 | Sector | Select the starting sector, $0-5$, for the start of a Read or a Write operation. |
| 12-15 | -Sector <br> Count | Specify the two's complement of the number of sectors to be read or written in one operation (maximum of 16 ). |

DIA $\quad \mathbf{f}>\mathrm{ac}$, DKP

| 0 | 1 | 1 | AC | 0 | 0 | 1 | F | 0 | 1 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The contents of the Status Register are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:

| $$ |  |  |
| :---: | :---: | :---: |
| 0 | $\begin{array}{llll}3 & 4 & 5 & 6\end{array}$ | $\begin{array}{llllllllll}7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15\end{array}$ |
| Bits | Name | Meaning When 1 |
| 0 | Read/Write Done | The subsystem has completed a Read or Write operation. |
| 1-4 | Seek Done | Drive $0-3$, respectively, has completed a Seek or Recalibrate operation. More than one of these bits can be set at any time. |
| 5-8 | Seeking <br> On Drive | Drive unit $0-3$, respectively, is currently performing a Seek or Recalibrate operation. |
| 9 | Disc <br> Ready | The selected drive is ready to carry out a command. |
| 10 | Seek <br> Error | The selected drive did not carry out the Seek or Recalibrate operation which was initiated. |
| 11 | End <br> Error | The selected drive attempted to continue a Read or Write operation which began at a valid address but extended beyond the last surface in the disc pack. |
| 12 | Address <br> Error or <br> Unsafe | Either the address read at the beginning of the track did not match the specified address or a malfunction exists in the selected drive. |
| 13 | Check <br> Error | The checkword read from the disc at the end of a sector does not match the checkword calculated by the controller. |
| 14 | Data <br> Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the bits $10-14$ is 1 . |

$\mathrm{DOA}<\underline{\mathrm{f}}>\mathrm{ac}, \mathrm{DKP}$

| 0 | 1 | 1 | AC | 0 | 1 | 0 | F | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{0}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Bits $0-15$ of the specified AC are loaded into the controller's combined Command/Cylinder Select Register. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | Clear Read/ Write Done | Set the controller's Done flag to 0 ; set the following error indicating flags to 0: Seek Error, Address Error or Unsafe, End Error, and Check Error. |
| 1-4 | Clear Seek Done | Set the Seek Done flags to 0 for the drives $0-3$, respectively. |
| 5 | ---- | Reserved for future use. |
| 6-7 | Command | Specify the command for the selected drive as follows: <br> 00 Read with a Start command. <br> 01 Write with a Start command. <br> 10 Seek with a Pulse command to the cylinder specified in bits 8-15 of this accumulator. <br> 11 Recalibrate with a Pulse command. |
| 8-15 | Cylinder | Specify the cylinder $0-312_{8}$, for a Seek, Read or Write operation. |

## LOAD MEMORY ADDRESS COUNTER

$\mathrm{DOB}<\underline{\underline{\mathrm{f}}}>\underline{\underline{\mathrm{ac}}, ~ D K P}$


Bits 0-15 of the specified AC are loaded into the controller's Memory Address Counter. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :--- | :--- |
| 0 | --- | Reserved for future use. <br> $1-15$ $\operatorname{\text {Memory}}$ |
|  |  | Location of the next word in <br> memory to be used for a <br> data channel transfer. Bit |
| 0 is loaded and read back |  |  |
| but it does not affect the |  |  |
| data transfer. |  |  |

## READ DISC ADDRESS

$\mathrm{DIC}<\underline{\underline{\mathrm{f}}}>$ ac, DKP


The contents of the disc address register and the Sector Counter are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :---: | :---: |
| 0-1 | Drive | Number of the selected drive. |
| 2 | Format | The selected drive is in the format mode. |
| 3-7 | Surface | The surface number of the active head on the drive. Although bit 3 specifies a surface which does not exist, if it were loaded by a DOC instruction, it will be set when read back. |
| 8-11 | Sector | The number of the sector immediately following the last sector read or written. Although bit 8 specifies a sector which does not exist, if it were loaded by a DOC instruction, it will be set when read back. |
| 12-16 | -Sector Count | The two's complement of the number of sectors left to be read or written. |

## READ MEMORY ADDRESS COUNTER

$\mathrm{DIB}<\underline{\underline{\mathbf{f}}} \quad \underline{\underline{\mathrm{ac}}}, \mathrm{DKP}$


The contents of the Memory Address Counter are placed in bits $0-15$ of the specified AC. After the data transfer, the controll's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:

| MEMORY ADDRESS |  |  |
| :---: | :---: | :---: |
| 0 | 34 | $\begin{array}{llllllllllll}7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15\end{array}$ |
| Bits | Name | Contents |
| 0-15 | Memory Address | Location of the next word in memory to be used for a data channel transfer. <br> If bit 0 is 1 , the Read or the Write operation exceeded the capacity of a 32 K machine and the excess words were transferred either to (in a read) or from (in a write) low core. |

## PROGRAMMING

The preparation of a moving head disc pack for data channel transfers is divided into three distinct phases: I, selecting the drive, the surface and the sector; II, positioning the heads over the correct cylinder; and III, starting the Read or the Write operation. The results of issuing commands in each phase should be checked for errors before proceeding to the next phase.

## Phase I: Select the Drive, Surface, Sector and Number of Sectors

The initial selection of a disc drive is performed as follows: a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) is issued to the controller to select the drive, the surface of
the disc pack, the first sector to be read or written, and the two's complement of the number of sectors to be transferred in the operation. The drives are numbered $0-3$; the surfaces are numbered $0-11_{8}$; the sectors are numbered $0-58$; the maximum number of sectors which can be transferred in one operation is 16 . Care should be taken to insure that the parameters specified in this initial selection do not exceed the capacity of the disc pack.

Once the drive unit is chosen, the status of that drive must be checked to determine if the drive is ready to proceed. The status is checked by issuing a READ STATUS instruction (DIA) and examining the Ready flag. If the Ready flag is set to 1 , the program can proceed to Phase II. If it is set to 0 , the program should not issue any commands to that drive unit until it is in the ready state.

## Phase II: Position the Heads

The heads are positioned over the desired cylinder as follows: a SPECIFY COMMAND AND CYLINDER instruction (DOA) is issued to the controller. This instruction should contain the number of the cylinder desired and the Seek command. The cylinders are numbered from $0-3128$. The instruction should also set both the Read/Write Done flag and the Seek Done flag for the selected drive to 0 . The Seek operation is initiated by a Pulse command. While the drive is seeking, the Unit Ready flag for that drive is set to 0 and the Seeking On Drive flag for the selected drive is 1. When the heads have finished moving to the specified cylinder, the Seeking On Drive flag is set to 0 , and both the Unit Ready and the Seek Done flags for that drive unit are set to 1 , thus initiating a program interrupt request.

The program should then check the Status Register to determine if a seek error has occurred as a result of a faulty Seek operation. If no errors have occurred, the program can proceed to Phase III.

The heads of the selected drive unit can be forced to cylinder 0 by the Recalibrate operation. A Recalibrate operation is performed as follows: a SPECIFY COMMAND AND CYLINDER instruction is issued to the controller. This instruction should contain the Recalibrate command and should also set both the Read/Write Done and the Seek Done flags for the selected drive unit to 0 . The operation is initiated by a Pulse command. While the drive is being recalibrated, the Unit Ready flag for the selected drive is set to 0 and the Seeking On Drive flag for the selected drive is set to 1 . Once the Recalibrate operation is completed, the Seeking On Drive flag is set to 0, the Unit Ready flag is set to 1 , the Seek Done flag for the selected drive is set to 1 and a program inter rupt request is initiated.


When the program places a drive in the seek mode of operation, the controller is free to accept commands to the other drives under its direction. Therefore, once one or more drives are performin Seek operations, one of the other drives can perform a Read or a Write operation. If the program is simultaneously managing several drives with ont controller, the error indicating flags in the Status Register apply only to the most recently selected drive unit, i.e., the unit specified in the last SPECIFY DISC ADDRESS AND SECTOR COUNT instruction issued.

A Read operation transfers blocks of data stored in the disc subsystem to the computer, via the data channel. A block of data contains 25616 -bit words. Up to 16 blocks can be transferred in one Read operation. A Write operation transfers blocks of data from the computer's memory via the data channel, and stores the data in the disc subsystem. Again, up to 16 blocks of data may be transferred in one operation. Read or Write operations are performed in a series of steps which are virtually identical. The parameters of the data transfer must be specified and finally the operation is initiated.

## Read

A Read operation is performed as follows: the storage location in memory for the first word to be read from the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be read and the starting sector were specified in Phase I.

The Read command is then loaded into the Command Register with a SPECIFY COMMAND CYLINDER instruction (DOA). It is not necessary to load the cylinder number again, but it is good practice since other disc drives may require this information. The Read operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Read operation is initiated, the drive waits until the address field at the beginning of the track passes under the head and performs an address check. If the address read is correct, the controller waits until the specified sector is encountered. The drive then starts reading the sequential bits of the first word of the sector. When a word is fully assembled, the controller transfers the word to the computer's memory via the data channel. Each time a word is transferred to memory, the Memory Address Counter is automatically incremented.

When the 256 words from the sector have been read, and the checkword at the end of the sector verified, the sector counter is automatically incremented by one.

If the sector counter does not overflow, the next sector is read and this process continues until either the sector counter overflows or the last sector on the surface is read. In the case where the last sector on surface $0-10_{8}$ is read, and the sector counter has not overflowed, the drive will

automatically continue the operation by reading the first sector on the next surface in the same cylinder.

The Read operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been read. Upon completion of the Read operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

A Write operation is performed as follows: the storage location in memory of the first word to be written on the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be written and the number of the starting sector were specified in Phase I.

The Write command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). It is not necessary to load the cylinder number again, but it is good practice since other disc drives may require this information. The Write operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Write operation is initiated, the controller reads two words from the computer's memory via the data channel and then waits for the address field at the beginning of the track to pass under the head. Each time the controller reads a word from the computer's memory, the Memory Address Counter is automatically incremented. Once the address field is encountered, the address check is performed automatically. If the address read from the disc is correct, the controller waits until the specified sector is encountered. The bits of each word then are sequentially written. When the 256 words in the sector have been written, the controller writes the checkword it calculated from the data it wrote on the disc. The sector counter is automatically incremented by one.

If the sector counter does not overflow, the next sector is written. This process continues until either the sector counter overflows of the last sector on the surface is written. In the case when the last sector on surface $0-108$ is written, and the sector counter has not overflowed, the drive will automatically continue the operation by writing the first sector on the next surface in the same cylinder.

The Write operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been written. Upon completion of the Write operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt is initiated.


## Format

A new disc pack is unformatted so a Disc Pack Formatter program is available to initialize the disc pack with the proper prerequisites for reading from or writing on the disc pack.

This program is the 4048 Disc Pack Formatter Program \#096-000039 (tape \#095-000072).

A disc pack may also be reformatted when repeated recalibrations of the heads do not eliminate an Address Error occurring during a Read or a Write operation. All data is lost when a disc pack is reformatted.

## TIMING

The disc pack rotates at a speed of 2400 rpm ; a complete revolution requires 25 milliseconds. Since the controller must wait until the index point on the disc passes the head before the search for the desired sector can be started, the waiting time before starting the sector search can be as much as 25 milliseconds (average of 12.5 milliseconds. Once the search for the correct sector begins, the time taken to reach that sector depends on which sector is specified: sector 0 is reached almost immediately while sector 5 requires 21.3 milliseconds before reading or writing can commence.

The total sector access time is therefore the time required to reach the address field plus the time required to reach the desired sector. The maximum is 46.3 milliseconds ( 25 to reach the address field plus the 21.3 milliseconds to reach sector 5).

The time required to position the heads (the seek time) is dependent on the number of cylinders the heads must move past in a Seek operation. A maximum of 10 milliseconds is required to move the heads from one cylinder to the adjacent cylinder. The time required to move from cylinder 0 to cylinder 3128 , or vice versa, is $60 \mathrm{milli}-$ seconds, maximum. A Recalibrate operation requires a maximum of 300 milliseconds.

If a Seek or a Recalibrate operation is not completed within 1 second, the Seek Error and Error flags are set to 1 . The Done flag is set to 1 and a program interrupt request is initiated.

A sector passes under the head in 4.17 milliseconds while the data block in the sector passes under the head in 3.28 milliseconds. Since there are 256 data words in a sector, a data channel request occurs every 12.8 microseconds. This corresponds to a data transfer rate of 78,000 words/second. Since the controller is double buffered, the maximum allowable data channel latency is 25.6 microseconds. If the data channel does not respond within this time, both the Data Late and the Error flags are set to 1 . Once this error occurs, the processing of the current sector is completed and the command is terminated, even if the operation was scheduled to transfer additional sectors. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

For the greatest efficiency when processing an entire cylinder, the program should be coded to process two tracks at a time since the head must wait for the index point on the surface to pass the head before each command can begin. However, after completing the processing of these two tracks, enough time is available (. 5 msec ) to prepare the disc pack to read or write the next track without
waiting for a full rotation of the disc to correctly position sector zero. This procedure allows the head to start processing immediately after a command is issued without having to wait for the drive to search for the correct sector before beginning the operation.

## ERROR CONDITIONS

## During Initial Selection

If the program specifies a non-existent sector $(>58)$ no indication of this error is given. If the subsystem then attempts a Read or a Write operation, the drive unit will search forever for that non-existent sector. The subsystem can be released from this search by having the program issue an I/O RESET instruction (IORST).

## During Head Positioning

If the program issues a SPECIFY COMMAND AND CYLINDER instruction which specifies a non-existent cylinder ( $>312_{8}$ ) and then places the drive unit in the seek mode, the Seek operation is terminated. Both the Seek Error and the Seek Done flags for that unit are set to 1 . When the Seek Done flag is set to 1 , a program interrupt request is initiated.

If any Seek operation to a valid cylinder number results in a Seek Error, the drive unit should be recalibrated

## During Reading

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Read operation is initiated.

An error can occur when the subsystem is reading a series of sectors in one operation if the Read operation exceeds the number of sectors available. When the last sector on surface $11_{8}$ is read and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1. The sector counter is incremented and the sector address is set to 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The reading of the current sector continues, but once that sector has been read, the Read operation is terminated. The Busy flag is set to 0, the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word from the sector read was not correctly transferred to memory.

## During Writing

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Write operation is initiated.

An error can occur when the subsystem is writing a series of sectors in one operation if the Write operation exceeds the number of sectors available. When the last sector on surface $11_{8}$ is written and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to sector 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The writing of the current sector continues, but once that sector has been written, the Write operation is terminated. The Busy flag is set to 0, the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word in the sector was not written properly.

## Check Error

A Check Error flag is set to 1 during a Read operation if the 16 -bit checkword read after the data in the sector being processed does not match the checkword calculated by the controller during the Read operation.

The Check Error flag can also be set to 1 if a checkword error is detected when verifying the home address of a track in either a Read or a Write operation. Usually the Address Error flag is also set to 1 since an error has been made in reading the track address information. However, this Checkword Error can also occur without an accompanying Address Error when the checkword read at the end of the track home address is incorrect. In both of these cases, access to all the sectors on that track is denied.

Since the Check Error flag can be set to 1 without an Address Error flag under two circumstances in a Read operation, the programmer should verify which condition caused the flag to be set to 1 . If the Check Error flag is posted and the Memory Address Counter has not changed, the checkword

following the track home address is incorrect. In addition, if the Read operation does not extend to the next surface and data has been transferred, then the error is in the last sector processed.

However, when a Read operation extends beyond one surface, and a Check Error occurs after the last sector on the first surface is read and before the first sector on the second surface is read, the error could be in either the last sector on the first surface or in the checkword for the home address of the track in the second surface. In each of these two cases, the Memory Address Counter and the Disc Address Register will contain identical information.

These two cases can be differentiated by performing a Read operation on the last sector of the first surface. If this Read is successful, the error is in the checkword of the home address of the track on the second surface. If this is the case, then tha track on the second surface is inaccessible.

## THE 4057A DISC PACK SUBSYSTEM



## INTRODUCTION

The 4057 A disc pack subsystem utilizes a removable disc pack containing $20\left(0-23_{8}\right)$ program accessible surfaces. There are $203(0-3128)$ cylinders on the disc pack. Each of the preformatted 20 tracks in a cylinder contains $12\left(0-13_{8}\right)$ sectors, each of which stores $256\left(400_{8}\right) 16$-bit words and contains a checkword. The data storage capacity is 3072 words/track, 61,440 words/ cylinder or $12,472,320$ words/pack. Words are transferred to and from the subsystem via the
data channel at a rate of 156,000 words per second. Up to 16 sectors containing 4096 ( 10,0008 ) words can be transferred in one operation.

The controller for the subsystem, when coupled to the adapter, can direct the activities of up to four drive units. Any number of these units can be performing Seek operations simultaneously, but only one drive can be reading or writing at any one time.

## INSTRUCTIONS

The disc drive controller contains four program accessible registers: a 15 -bit Memory Address Counter, a 16-bit Status Register, a 16-bit combined Command/Cylinder Select Register and a combined disc Address/Sector Counter Register. The Memory Address Counter is self-incrementing and contains the memory location of the next 16 -bit word to be either read from or written on the disc. The Status Register contains all the information flags for the controller and the selected drive as well as 8 flags which indicate the Seek status of all the drives in the subsystem. Any of the 4 Seek Done flags as well as the Read/ Write Done flags are able to initiate a program interrupt request when they are set to 1 . The combined Command/Cylinder Select Register contains the command last issued to the subsystem and the number of the desired cylinder on the disc surface. The combined Disc Address/Sector Counter contains the surface and sector location of the active head and the two's complement of the number of sectors to be either read from or written on the disc. The Sector Counter is selfincrementing after each sector is read or written.

Six instructions are used to program data channel transfers to and from the disc pack. Three of these instructions are used to supply all of the necessary data to the controller for any disc operation. The remaining three instructions allow the program to determine, in detail, the current state of the disc pack subsystem.

The disc controller's Busy and Done flags are controlled using all three of the device flag commands as follows:
$\mathrm{f}=\mathrm{S} \quad$ Initiate a Read, Write, Seek or Recalibrate operation, depending on the contents of the Command Register. Set the Busy flag to 1 , the Done flag and all error indicating flags to 0 . The error indicating flags are the Seek Error, the End Error, the Address Error or Unsafe, the Check Error, the Data Late and the Error flags. Note that it is usually undesirable to initiate a Seek or Recalibrate with this command as the controller will remain busy until the operation is completed.
$\mathrm{f}=\mathrm{C} \quad$ Set the Busy, Done and all error indicating flags to 0 and stop all positioning and data transferring operations.
$\mathrm{f}=\mathrm{P} \quad$ Initiate either a Seek or a Recalibrate operation, depending on the contents of the command register.
$\mathrm{DOC}<\underline{\underline{\mathrm{f}}}>\quad \underline{\underline{\mathrm{ac}}}, \mathrm{DKP}$


Bits $0-15$ of the specified AC are loaded into the controller's combined Address Register/Sector Counter. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :--- | :--- |
| $0-1$ | Drive | Select the drive 0, 1, 2, <br> or 3. |
| $3-6$ | Format | If 1, place the drive in the <br> format mode of operation. <br> Surface <br> $7-11$ |
| Select the surface (head), |  |  |
| $0-238$, for the start of a |  |  |
| Sector | Read or a Write opera- <br> tion. |  |
| Select the starting sector, <br> $0-138$, for the start of a |  |  |
| Re-15 | Read or a Write opera- <br> tion. |  |
| Count | Specify the two's com- <br> plement of the number of <br> sectors to be read or <br> written in one operation <br> (maximum of 16). |  |

DIA $<\underline{\underline{\mathbf{f}}}>\quad \underline{\underline{\mathrm{ac}}}, \mathrm{DKP}$


The contents of the Status Register are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Meaning When 1 |
| :---: | :---: | :---: |
| 0 | Read/Write Done | The subsystem has completed a Read or a Write operation. |
| 1-4 | Seek <br> Done | Drive $0-3$, respectively, has completed a Seek or Recalibrate operation. More than one of these bits can be set at any time. |
| 5-8 | Seeking On Drive | Drive $0-3$, respectively, is currently performing a Seek or a Recalibrate operation. |
| 9 | Drive Ready | The selected drive is ready to carry out a command. |
| 10 | Seek <br> Error | The selected drive did not carry out the Seek or the Recalibrate operation which was initiated. |
| 11 | End Error | The selected drive attempted to continue a Read or a Write operation beyond the last surface in the disc pack. |
| 12 | Address <br> Error or <br> Unsafe | The address read from the address field at the beginning of the track does not match the specified address; or a malfunction exists in the selected drive. |
| 13 | Check <br> Error | The checkword read from the disc at the end of a sector does not match the checkword calculated by the controller. |
| 14 | Data <br> Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the bits $10-14$ is set to 1 . |

## SPECIFY COMMAND AND CYLINDER

DOA $<\underline{\underline{\mathbf{f}}>} \quad \underline{\underline{a c}}$, DKP


Bits 0-15 of the specified AC are loaded into the controller's combined Command/Cylinder Select Register. Bit 5 is ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Function If Set To One |
| :---: | :---: | :---: |
| 0 | Clear <br> Read/Write <br> Done | Set the controller's Done flag to 0 ; set the following error indicating flags to 0: Address Error or Unsafe, End Error, Check Error and Seek Error. |
| 1-4 | Clear <br> Seek Done | Set the Seek Done flags to 0 for the drives $0-3$, respectively. |
| 5 | --- | Reserved for future use. |
| 6-7 | Command | Specify the command for the selected drive as follows: |
|  |  | 00 Read with a Start command. <br> 01 Write with a Start command. <br> 10 Seek with a Pulse command to the cylinder specified in bits $8-15$ of this accumulator. <br> 11 Recalibrate with a Pulse command. |
| 8-15 | Cylinder | Specify the cylinder, $0-3128$, for a Seek, Read or a Write operation. |

$\mathrm{DOB}\langle\mathrm{f}>\mathrm{ac}, \mathrm{DKP}$


Bits $0-15$ of the specified AC are loaded into the controller's Memory Address Counter. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :--- | :--- |
| 0 | --- | Reserved for future use. <br> $1-15$ |
| Memory <br> Address | Location of the next word <br> in memory to be used <br> for a data channel trans- <br> fer. |  |

## READ DISC ADDRESS

$\mathrm{DIC}<\underline{\underline{\mathbf{f}}}>\quad$ ac, DKP


The contents of the disc Address Register and the Sector Counter are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The format of the specified AC is as follows:

| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-1$ | Drive | Number of the selected <br> drive. |
| $3-7$ | Format | Surface <br> The selected drive is in <br> the format mode. <br> The surface number of the <br> active head on the drive. |
| $12-11$ | Sector | The number of the sector <br> immediately following the <br> last sector read or written. |
| -Sector | The two's complement of <br> the number of sectors left <br> to be read or written. |  |


$\mathrm{DIB}<\underline{\underline{\mathrm{f}}}>$ ac, DKP


The contents of the Memory Address Counter are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| $0-15$ | $\begin{array}{l}\text { Memory } \\ \text { Address }\end{array}$ | $\begin{array}{l}\text { Location of the next word in } \\ \text { memory to be used for a } \\ \text { data channel transfer. }\end{array}$ |
| If bit 0 is 1, the Read or the |  |  |
| Write operation exceeded |  |  |
| the capacity of a 32K ma- |  |  |
| chine and the excess words |  |  |
| were transferred either to |  |  |
| (in a read) or from (in a |  |  |
| write) low core. |  |  |$]$

## PROGRAMMING

The preparation of a moving head disc pack for data channel transfers is divided into three distinct phases: I, selecting the drive, the surface and the sector; II, positioning the heads over the correct cylinder, and III, starting the Read or the Write operation. The results of issuing commands in each phase should be checked for errors before proceeding the next phase.

Phase I: Select the Drive, Surface, Sector and Number of Sectors

The initial selection of a disc drive is performed as follows: a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) is issued to the controller to select the drive, the surface of
the disc pack, the first sector to be read or written, and the two's complement of the number of sectors to be transferred in the operation. The drives are numbered $0-3$; the surfaces are numbered $0-23{ }_{8}$; the sectors are numbered $0-13_{8}$; the maximum number of sectors which can be transferred in one operation is 16. Care should be taken to insure that the parameters specified in this initial selection do not exceed the capacity of the disc pack.

Once the drive unit is chosen, the status of that drive must be checked to determine if the drive is ready to proceed. The status is checked by issuing a READ STATUS instruction (DIA) and examining the Ready flag. If the Ready flag is set to 1 , the program can proceed to Phase II. If it is set to 0 , the program should not issue any commands to that drive unit until it is in the ready state.

The heads are positioned over the desired cylinder as follows: a SPECIFY COMMAND AND CYLINDER instruction (DOA) is issued to the controller. This instruction should contain the number of the cylinder desired and the Seek command. The cylinders are numbered from $0-3128$. The instruction should also set both the DP Done flag and the Seek Done flag for the selected drive to 0 . The Seek operation is initiated by a Pulse command. While the drive is seeking, the Unit Ready flag for that drive is set to 0 and the Seeking On Drive flag is set to 1 . When the heads have finished moving to the specified cylinder, the Seeking On Drive flag is set to 0 , the Unit Ready and the Seek Done flags for that drive unit are set to 1 , thus initiating a program interrupt request.

The program should then check the Status Register to determine if a seek error has occurred as a result of a faulty Seek operation. If no errors have occurred, the program can proceed to Phase III.

The heads of the selected drive unit can be forced to cylinder 0 by the Recalibrate operation. A Recalibrate operation is performed as follows: a SPECIFY COMMAND AND CYLINDER instruction is issued to the controller. This instruction should contain the Recalibrate command and should also set both the DP Done and the Seek Done flags for the selected drive unit to 0 . The operation is initiated by a Pulse command. While the drive is being recalibrated, Unit Ready flag for the selected drive is set to 0 and the Seeking On Drive flag is set to 1 . Once the Recalibrate operation is completed, the Seeking On Drive flag is set to 0 , the Unit Ready flag is set to 1 , the Seek Done flag for the selected drive is set to 1 and a program interrupt request is initiated.

When the program places a drive in the seek mode of operation, the controller is free to accept com-

mands to the other drives under its direction. Therefore, once one or more drives are performing Seek operations, one of the other drives can perform a Read or a Write operation. If the program is simultaneously managing several drives with one controller, the error indicating flags in the Status Register apply only to the most recently selected drive unit, i.e., the most specified in the last SPECIFY DISC ADDRESS AND SECTOR COUNT instruction issued.

## Phase III: Read or Write

A Read operation transfers blocks of data stored in the disc subsystem to the computer, via the data channel. A block of data contains 25616 -bit words. Up to 16 blocks can be transferred in one Read operation. A Write operation transfers blocks of data from the computer's memory, via the data channel, and stores the data in the disc subsystem. Again, up to 16 blocks of data may be transferred in one operation.

Read or Write operations are performed in a series of steps which are virtually identical. The parameters of the data transfer must be specified and finally the operation is initiated.

## Read

A Read operation is performed as follows: the storage location in memory for the first word to be read from the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be read and the starting sector were specified in Phase I.

The Read command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). It is not necessary to load the cylinder number again, but it is good practice since other disc drives may require this information. The Read operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Read operation is initiated, the drive waits until the address field for the track passes under the head and performs an address check. If the address read is correct, the controller waits for the starting sector and when it is encountered, the drive starts reading the sequential bits of the first word of the sector. When a word is fully assembled, the controller transfers the word to the computer's memory via the data channel. Each time a word is transferred to memory, the Memory Address Counter is automatically incremented.

When the 256 words from the sector have been read, and the checkword at the end of the sector verified, the sector counter is automatically incremented by one.

If the sector counter does not overflow, the next sector is read and this process continues until either the sector counter overflows or the last sector on the surface is read. In the case where the last sector on surface $0-22_{8}$ is read, and the sector counter has not overflowed, the drive will

automatically continue the operation by reading the first sector on the next surface in the same cylinder.

The Read operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been read. Upon completion of the Read operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

A Write operation is performed as follows: the storage location in memory of the first word to be written on the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be written and the number of the starting sector were specified in Phase I. The Write command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). It is not necessary to load the cylinder number again, but it is good practice since other disc drives may require this information. The Write operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Write operation is initiated, the controller reads two words from the computer's memory via the data channel and then waits for the address field for the track to pass under the head. Each time the controller reads a word from the computer's memory, the Memory Address Counter is automatically incremented. Once the address field is encountered, the address check is performed automatically. If the address read from the disc is correct, the controller waits for the starting sector and when it is encountered, the bits of each word are sequentially written. When the 256 words in the sector have been written, the controller writes the checkword it calculated from the data it wrote on the disc. The sector counter is then automatically incremented by one.

If the sector counter does not overflow, the next sector is written. This process continues until either the sector counter overflows or the last sector on the surface is written. In the case when the last sector on surface $0-22_{8}$ is written, and the sector counter has not overflowed, the drive will automatically continue the operation by writing the first sector on the next surface in the same cylinder.

The Write operation then continues until the sector counter indicates by overflowing, that the specified number of sectors have been written. Upon completion of the Write operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt is initiated.


## Format

A new disc pack is unformatted so a Disc Pack Formatter program is available to initialize the disc pack with the proper prerequisites for reading from or writing on the disc pack.

This program is the 4057 Disc Pack Formatter Program \#096-000038 (tape \#095-000071).

A disc pack may also be reformatted when repeated recalibrations of the heads do not eliminate an Address Error occurring during a Read or a Write operation. All data is lost when a disc pack is reformatted.

## TIMING

The disc pack rotates at a speed of 2400 rpm ; a complete revolution requires 25 milliseconds. Since the controller must wait until the index point on the disc passes the head before the search for the desired sector can be started, the waiting time before starting the sector search can be as much as 25 milliseconds (average of 12.5 milliseconds. Once the search for the correct sector begins, the time taken to reach that sector depends on which sector is specified: sector 0 is reached almost immediately while sector 138 requires 23.2 milliseconds before reading or writing can commence.

The total sector access time is therefore the time required to reach the address field plus the time required to reach the desired sector. The maximum is 48.2 milliseconds ( 25 to reach the address field plus the 23.2 milliseconds to reach sector $13_{8}$ ).

The time required to position the heads (the seek time) is dependent on the number of cylinders the heads must move past in a Seek operation. A maximum of 10 milliseconds is required to move the heads from one cylinder to the adjacent cylinder. The time required to move from cylinder 0 to cylinder 312 , or vice versa, is 60 milliseconds, maximum. A Recalibrate operation requires a maximum of 300 milliseconds.

If a Seek or a Recalibrate operation is not completed within 1 second, the Seek Error and Error flags are set to 1 . The Done flag is set to 1 and a program interrupt request is initiated.

A sector passes under the head in $2.08 \mathrm{milli}-$ seconds while the data block in the sector passes under the head in 1.64 milliseconds. Since there are 256 data words in a sector, a data channel request occurs every 6.4 microseconds. This corresponds to a data transfer rate of 156,000 words/ second. Since the controller is double buffered, the maximum allowable data channel latency is 12.8 microseconds. If the data channel does not respond within this time, both the Data Late and the Error flags are set to 1 . Once this error occurs, the processing of the current sector is completed and the command is terminated, even if the operation was scheduled to transfer additional sectors. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

For the greatest efficiency when processing an entire cylinder, the program should be coded to process only one track at a time since the head must wait for the index point on the surface to pass the head before each command can begin. However, after completing the processing of a rack, enough time is available (. 2msec) to pre-
pare the disc pack to read or write the next track without waiting for a full rotation of the disc to correctly position sector zero. This procedure allows the head to start processing immediately after a command is issued without having to wait for the drive to search for the correct sector before beginning the operation.

## ERROR CONDITIONS

## During Initial Selection

If the program specifies a non-existent sector ( $<13_{8}$ ) no indication of this error is given. If the subsystem then attempts a Read or a Write operation, the drive unit will search forever for that non-existent sector. The subsystem can be released from this search by having the program issue an I/O RESET instruction (IORST).

## During Head Positioning

If the program issues a SPECIFY COMMAND AND CYLINDER instruction which specifies a nonexistent cylinder ( $<3128$ ) and then places the drive unit in the seek mode, the Seek operation is terminated. Both the Seek Error and the Seek Done flags for that unit are set to 1 . When the Seek Done flag is set to 1 , a program interrupt request is initiated.

If any Seek operation to a valid cylinder number results in a Seek Error, the drive unit should be recalibrated.

## During Reading

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Read operation is initiated.

An error can occur when the subsystem is reading a series of sectors in one operation if the Read operation exceeds the number of sectors available. When the last sector on surface $23_{8}$ is read and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

Each track on the disc pack is preceded by an address field. If the address read before any track does not match the contents of the disc address registers at that time, both the Error and the Address Error flags are set to 1 . The Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The reading of the current sector continues, but once that sector has been read, the Read operation is terminated. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word from the last sector read was not correctly transferred to memory.

## During Writing

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Write operation is initiated.

An error can occur when the subsystem is writing a series of sectors in one operation if the Write operation exceeds the number of sectors available. When the last sector on surface $23_{8}$ is written and the drive unit attempts to advance automatically to the next surface, since the sec-
tor counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to sector 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

Each track on the disc pack is preceded by an address field. If the address read before any track does not match the contents of the disc address registers at that time, both the Error and the Address Error flags are set to 1. The Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The writing of the current sector continues, but once that sector has been written, the Write operation is terminated. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word in the sector was not written properly.

## Check Error

A Check Error flag is set to 1 during a Read operation if the 16 -bit checkword read after the data in the sector being processed does not match the checkword calculated by the controller during the Read operation.

The Check Error flag can also be set to 1 if a checkword error is detected when verifying the home address of a track in either a Read or a Write operation. Usually the Address Error flag is also set to 1 since an error has been made in reading the track address information. However, this Checkword Error can also occur without an accompanying Address Error when the checkword read at the end of the track home address is incorrect. In both of these cases, access to all the sectors on that track is denied.

Since the Check Error flag can be set to 1 without an Address Error flag under two circumstances in a Read operation, the programmer should verify which condition caused the flag to be set to 1 . If the Check Error flag is posted and the Memory Address Counter has not changed, the checkword following the track home address is incorrect. In addition, if the Read operation does not extend to the next surface and data has been transferred, then the error is in the last sector processed.

However, when a Read operation extends beyond one surface, and a Check Error occurs after the last sector on the first surface is read and before the first sector on the second surface is read, the error could be in either the last sector on the first surface or in the checkword for the home address of the track in the second surface. In each of these two cases, the Memory Address Counter and the Disc Address Register will contain identical information.


These two cases can be differentiated by performing a Read operation on the last sector of the first surface. If this Read is successful, the error is in the checkword of the home address of the track on the second surface. If this is the case, then that track on the second surface is inaccessible.

## THE 4231A DISC PACK SUBSYSTEM

## SUMMARY

MNEMONIC (FIRST CONTROLLER) ..... DKP
READ DISC ADDRESS ..... (DIC)
DEVICE CODE (FIRST CONTROLLER) ..... $33_{8}$
MNEMONIC (SECOND CONTROLLER) ..... DKP1
DEVICE CODE (SECOND CONTROLLER) ..... ${ }^{73}{ }_{8}$
PRIORITY MASK BIT. ..... 7
SURFACES/UNIT ..... 19
TRACKS/SURFACE (CYLINDERS) ..... 411
SECTORS/TRACK ..... 23
WORDS/SECTOR ..... 256
TOTAL STORAGE CAPACITY (WORDS) ..... $45,979,392$
MAXIMUM TRANSFER RATE (WORDS/SEC) ..... 403,000
MAXIMUM ALLOWABLE DATA CHANNEL LATENCY ( $\mu$ SEC) ..... 19.8
SEEK TIME MAX/MIN (mSEC) ..... 55/10
SECTOR ACCESS TIME MAX/MIN (mSEC) ..... 16.7/0
ACCUMULATOR FORMATS
SPECIFY DISC ADDRESS AND SECTOR COUNT ..... (DOC)

SPECIFY COMMAND AND CYLINDER ..... (DOA)

COMMANDS
00 Read 10 Seek
01 Write 11 Recalibrate
READ STATUS ..... (DIA)

LOAD MEMORY ADDRESS COUNTER ..... (DOB)

READ MEMORY ADDRESS COUNTER ..... (DIB)

S, C AND P FUNCTIONS
S Set Busy to one, Done to zero and start a Read or a Write operation.
C Set Busy to zero, Done to zero and stop all operations.
P Start a Seek or a Recalibrate operation.

## INTRODUCTION

The 4231 A disc pack subsystem utilizes a removable disc pack containing $19\left(0-22_{8}\right)$ program accessible surfaces. There are $411(0-6328)$ cylinders on the disc pack. Each of the 19 tracks in a cylinder contains $23\left(0-26{ }_{8}\right)$ performatted sectors, each of which stores $256\left(400_{8}\right) \quad 16$-bit words and contains a checkword. The data storage capacity is 5888 words/track, 111, 872 words/cylinder or $45,979,392$ words/pack. Words are transferred to and from the subsystem via the data channel at a rate of 403,000 words per second. Up to $16 \mathrm{sec}-$ tors containing $4096\left(10000_{8}\right)$ words can be transferred in one operation.

The controller for the subsystem, when coupled to the adapter, can direct the activities of up to four drive units. Any number of these units can be performing Seek operations simultaneously, but only one drive can be reading or writing at any one time.

## INSTRUCTIONS

The disc drive controller contains four program accessible registers: a 15 -bit Memory Address Counter, a 16 -bit Status Register, a 16 -bit combined Command/Cylinder Select Register and a combined disc Address/Sector Counter Register. The Memory Address Counter is self-incrementing and contains the memory location of the next 16 -bit word to be either read from or written on the disc. The Status Register contains the information flags for the controller and the selected drive as well as 4 flags which indicate when any drive completes a Seek or a Recalibrate operation. Any of these 4 Seek Done flags as well as Disc Pack Done flag are able to initiate a program interrupt request when they are set to 1 . The combined Command/Cylinder Select Register contains the command last issued to the subsystem and the number of the desired cylinder on the disc surface. The combined Disc Address/Sector Counter contains the surface and sector location of the active head and the two's complement of the number of sectors to be either read from or written on the disc. The Sector Counter is self-incrementing after each sector is read or written.

Six instructions are used to program data channel transfers to and from the disc pack. Three of these instructions are used to supply all of the necessary data to the controller for any disc operation. The remaining three instructions allow the program to determine, in detail, the current state of the disc pack subsystem.

The three device flag commands, Start, Clear and Pulse, initiate operations in the disk controller. They also control the setting and clearing of the Busy, DP Done and Error flags. The commands are:
$\mathrm{f}=\mathrm{S} \quad$ Initiate a Read, Write, Seek or Recalibrate operation, depending on the contents of the Command Register. The Busy flag is set to 1 , the DP Done flag is set to 0 , and all Error flags except the Unsafe flag are set to 0 . Note that it is usually undesirable to initiate a Seek or a Recalibrate with this command as the controller will remain busy until the operation is completed.
$\mathrm{f}=\mathrm{C} \quad$ Stop all positioning and data transferring operations. Set the Busy flag, the DP Done flag, all Error flags except Unsafe, and the four Seek Done flags to 0 .
$\mathrm{f}=\mathrm{P} \quad$ Initiate either a Seek or a Recalibrate operation, depending on the contents of the command register. The DP Done flag and all Error flags except Unsafe are set to 0 . The Busy flag is left unchanged.

NOTE: Occasionally the Unsafe flag for a drive can be cleared by issuing a Recalibrate followed by a Clear or IORST. If this procedure does not work, it may indicate a hardware failure.

## SPECIFY DISC ADDRESS AND SECTOR COUNT

DOC $<\underline{\underline{f}}>$ ac, DKP

| 0,1 | 1 | $A C$ | 1, | 1 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Bits 0-15 of the specified AC are loaded into the controller's combined Address Register/Sector Counter. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F . The contents of the specified $A C$ remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :--- | :--- |
| $0-1$ | Drive | Select the drive 0, 1, 2, or <br> 3. |
| $2-6$ | Surface | Select the surface (head) <br> $0-22_{8}$, for the start of a <br> Read or a Write operation. <br> $7-11$ <br> $12-15$ |
| Sector | Select the starting sector, <br> $0-26_{8}$ for the start of a <br> Read or a Write operation. |  |
|  | -Sector <br> Count <br> Specify the two's comple- <br> ment of the number of sec- <br> tors to be read or written <br> in one operation (maximum <br> of 16). |  |

## READ STATUS

DIA $<\underline{\underline{f}}>$ ac,$~ D K P$

| 0 | 1 | 1 | $A$ | $C$ | 0 | 0 | 1 | $F_{1}$ | 0 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

The contents of the Status Register are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Meaning When 1 |
| :---: | :---: | :---: |
| 0 | DP Done | The subsystem has completed a Read or a Write operation. |
| 1-4 | Seek Done | Drive 0-3, respectively, has completed a Seek or Recalibrate operation. More than one of these bits can be set at any time. |
| 5 | Dual <br> Processor | The disc subsystem is in a dual processor configuration. |
| 6 | Sector <br> Error | Must appear in combination with bit 8, Address Error. The sector address portion of the address field is incorrect. |
| 7 | Head Error | Must appear in combination with bit 8, Address Error. The head address portion of the address field is incorrect. |
| 8 | Address <br> Error | The address read from the address field at the beginning of a sector does not match the last address specified to the disc controller. If this bit is 1 and bits 6 and 7 are both 0 , the cylinder address portion of the address field is incorrect. |
| 9 | Disc <br> Ready | The selected drive is not performing any head movements and is ready to carry out a command. |
| 10 | Seek Error | The selected drive did not successfully carry out the Seek or Recalibrate operation which was initiated. |
| 11 | End Error | The selected drive attempted to continue a Read or a Write operation beyond the last surface in the disc pack. |
| 12 | Unsafe | The selected drive is in an unsafe condition. An IORST must be issued. |
| 13 | Check <br> Error | The checkword read from the disc at the end of a sector does not match the checkword calculated by the controller. |
| 14 | Data Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the bits 8,10 , $11,12,13,14$ in this Status Register, or the Bad Sector flag is set to 1 . |

$\mathrm{DOA}<\underline{\underline{\mathrm{f}}}>$ act, DKP


Bits 0-15 of the specified AC are loaded into the controller's combined Command/Cylinder Select Register. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:

| Pex ${ }^{\text {a }}$ |  | , |
| :---: | :---: | :---: |
| 0 | 345 |  |
| Bits | Name | Function |
| 0 | Clear DP <br> Done | Set the controller's Done flag to 0 ; set the following error indicating flags to 0: Address Error, End Error, Check Error, and Bad Sector. |
| 1-4 | Clear Seek <br> Done | Set the Seek Done flags to 0 for the drives $0-3$, respectively. |
| 5-6 | Command | Specify the command for the selected drive as follows: <br> 00 Read with a Start command. <br> 01 Write with a Start command. <br> 10 Seek with a Pulse command to the cylinder specified in bits $7-15$ of this accumulator. <br> 11 Recalibrate with a Pulse command. |
| 7-15 | Cylinder | Specify the cylinder, $0-632_{8}$, for a Seek, Read or Write operation. |

## LOAD MEMORY ADDRESS COUNTER

$\mathrm{DOB}<\underline{\underline{f}}>$ 至,, DKP

| 0 | 1 | 1 | $A C$ | 1 | 0 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Bits $0-15$ of the specified AC are loaded into the controller's Memory Address Counter. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | Format | If 1, place the drive in the <br> format mode of operation. <br> $1-15$ |
| Memory <br> Address | Location of the next word in <br> memory to be used for a <br> data channel transfer. |  |

## READ DISC ADDRESS

DIC $<\underline{\underline{\underline{f}}}>$ ach, DKP


The contents of the disc Address Register and the Sector Counter are placed in bits $0-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by F. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-1$ | Drive | Number of the selected <br> drive. |
| $2-6$ | Surface | The surface number of the <br> active head on the drive. |
| $7-11$ | Sector | The number of the sector <br> immediately following the <br> last sector read or written. |
| $12-15$ | -Sector <br> Count | The two's complement of <br> the number of sectors left <br> to be read or written. |

READ MEMORY ADDRESS COUNTER
$\mathrm{DIB}<\underline{\underline{\mathrm{f}}}>$ 至,, DKP

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | $F_{1}$ | 0 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

The contents of the Memory Address Counter are placed in bits $1-15$ of the specified AC. A Bad Sector indicator flag is placed in bit 0. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $\mathbf{F}$. The format of the specified AC is as follows:

Since the contents of the eight-word buffer is indeterminate after a Write operation, the memory address returned may differ from the last word written on the disc by 1 to 8 memory locations.


| Bits | Name | Contents |
| :---: | :---: | :--- |
| 0 | Bad Sector | If 1, the sector was found to <br> be unusable during format - <br> ting. |
| $1-15$ | Memory <br> Address | Location of the next word in <br> memory to be used for a <br> data channel transfer. |

The preparation of a moving head disc pack for data channel transfers is divided into three distinct phases: I, selecting the drive, the surface and the sector; II, positioning the heads over the correct cylinder; and III, starting the Read or the Write operation. The results of issuing commands in each phase should be checked for errors before proceeding to the next phase.

## Phase I: Select the Drive, Surface, Sector and Number of Sectors

The initial selection of a disc drive is performed as follows: a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) is issued to the controller to select the drive, the surface of the disc pack, the first sector to be read or written, and the two's complement of the number of sectors to be transferred in the operation. The drives are numbered $0-3$; the surfaces are numbered $0-22_{8}$; the sectors are numbered $0-268$; the maximum number of sectors which can be transferred in one operation is 16. Care should be taken to insure that the parameters specified in this initial selection do not exceed the capacity of the disc pack.

Once the drive unit is chosen, the status of that drive must be checked to determine if the drive is ready to proceed. The status is checked by issuing a READ STATUS instruction (DIA) and examining the Ready flag. If the Ready flag is 1 , the program can proceed to Phase II, If it is 0 , the program should not issue any commands to that drive unit until it is in the ready state.

## Phase II: Position the Heads

The heads are positioned over the desired cylinder as follows: a SPECIFY COMMAND AND CYLINDER instruction (DOA) is issued to the controller. This instruction should contain the number of the cylinder desired and the Seek command. The cylinders are numbered from $0-6328$. The instruction should also set both the DP Done flag and the Seek Done flag for the selected drive to 0 . The Seek operation is initiated by a Pulse command. While the drive is seeking, the Unit Ready flag for that drive is set to 0 . When the heads have finished moving to the specified cylinder, the Unit Ready and the Seek Done flags for that drive unit are set to 1 , thus initiating a program interrupt request.

The program should then check the Status Register to determine if a seek error has occurred as a result of a faulty Seek operation. If no errors have occurred, the program can proceed to Phase III.


The heads of the selected drive unit can be forced to cylinder 0 by the Recalibrate operation. A Recalibrate operation is performed as follows: a SPECIFY COMMAND AND CYLINDER instruction is issued to the controller. This instruction should contain the Recalibrate command and should also set both the DP Done and the Seek Done flags for the selected drive unit to 0 . The operation is initiated by a Pulse command. While the drive is being recalibrated, the Unit Ready flag for the selected drive is set to 0 . Once the Recalibrate operation is completed, the Unit Ready flag is set to 1 , the Seek Done flag for the selected drive is set to 1 and a program interrupt request is initiated.

When the program places a drive in the seek mode of operation, the controller is free to accept commands to the other drives under its direction. Therefore, once one or more drives are performing Seek operations, one of the other drives can perform a Read or a Write operation. If the program is simultaneously managing several drives with one controller, the error indicating flags in the Status Register apply only to the most recently selected drive unit, i.e., the unit specified in the last SPECIFY DISC ADDRESS AND SECTOR COUNT instruction issued.

## Phase III: Read or Write

A Read operation transfers blocks of data stored in the disc subsystem to the computer, via the data channel. A block of data contains 25616 -bit words. Up to 16 blocks can be transferred in one Read operation. A Write operation transfers blocks of data from the computer's memory, via the data channel, and stores the data in the disc subsystem. Again, up to 16 blocks of data may be transferred in one operation. Read or Write operations are performed in a series of steps which are virtually identical. The parameters of the data transfer must be specified and finally the operation is initiated.

## Read

A Read operation is performed as follows: the storage location in memory for the first word to be read from the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be read and the starting sector were specified in Phase I.

The Read command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). The cylinder number must be specified in this instruction since it is used in the address check which is automatically made before each 256 word sector is read. The Read operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Read operation is initiated, the drive waits until the desired sector passes under the head and performs an address check. If the address read is correct, the drive then starts reading the sequential bits of the first word of the sector. When a word is fully assembled, the controller transfers the word to the computer's memory via the data channel. Each time a word is transferred to memory, the Memory Address Counter is automatically incremented.

When the 256 words from the sector have been read, and the checkword at the end of the sector verified, the sector counter is automatically incremented by one.

If the sector counter does not overflow, the next sector is read and this process continues until either the sector counter overflows or the last sector on the surface is read. In the case where the last sector on surface $0-21_{8}$ is read, and the sector counter has not overflowed, the drive will automatically continue the operation by reading the first sector on the next surface in the same cylinder.

The Read operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been read. Upon completion of the Read operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.


A Write operation is performed as follows: the storage location in memory of the first word to be written on the disc is specified with a LOAD MEMORY ADDRESS COUNTER instruction (DOB). The number of sectors to be written and the number of the starting sector were specified in Phase I.

The Write command is then loaded into the Command Register with a SPECIFY COMMAND AND CYLINDER instruction (DOA). The cylinder number must be specified in this instruction since it is used in the address check which is automatically made before each 256 word sector is written. The Write operation is initiated with a Start command. The Busy flag is set to 1 and the Done flag is set to 0 .

Once the Write operation is initiated, the controller reads eight words from the computer's memory via the data channel and then waits for the desired sector to pass under the head. Each time the controller reads a word from the computer's memory, the Memory Address Counter is automatically incremented. Once the desired sector is encountered, the address check is performed automatically. If the address read from the disc is correct, the bits of each word are sequentially written. When the 256 words in the sector have been written, the controller writes the checkword it calculated from the data it wrote on the disc. The sector counter is automatically incremented by one.

If the sector counter does not overflow, the next sector is written. This process continues until either the sector counter overflows of the last sector on the surface is written. In the case when the last sector on surface $0-21_{8}$ is written, and the sector counter has not overflowed, the drive will automatically continue the operation by writing the first sector on the next surface in the same cylinder.

The Write operation then continues until the sector counter indicates, by overflowing, that the specified number of sectors have been written. Upon completion of the Write operation, the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt is initiated.


## FORMAT

The disc pack used in the 4231A subsystem must be formatted so that the address check, made before every sector is read or written, can be carried out. If the disc pack is not formatted, an Address Error occurs and terminates every Read or Write operation. When the disc pack is formatted, the following information is written before every sector on the disc pack.


If a disc pack repeatedly indicates address errors, the pack may be reformatted. All data on a disc pack is lost when it is reformatted.

The program is the 4231 Disc Pack Formatter Program \#096-000241 (tape \#095-000221)。

## TIMING

The disc pack rotates at a speed of 3600 rpm ; a complete revolution requires 16.67 milliseconds. A register, containing the identification number of the sector currently passing under the head, is used to reduce the sector accessing time. This feature allows the subsystem to carry out a Read or a Write operation the first time the desired sector passes under the head.

Since a sector is preceded by a 68 microsecond gap, used for address checking, the minimum sector access time is 68 microseconds. The maximum is 16.7 milliseconds so the average is 8.4 milliseconds.

The time required to position the heads (the seek time) is dependent on the number of cylinders the heads must move past in a Seek operation. A maximum of 10 milliseconds is required to move the heads from one cylinder to the adjacent cylinder. The time required to move from cylinder 0 to cylinder $632_{8}$, or vice versa, is 55 milliseconds, maximum.

A Recalibrate operation requires a maximum of 300 milliseconds. If either a Seek operation or a Recalibrate operation is not completed in 500 milliseconds, the Seek Error flag is set to 1.

A sector passes under the head in 730 microseconds while the data block in the sector passes under the head in 635 microseconds. Since there are 256 data words in a sector, a data channel request occurs every 2.48 microseconds. This corresponds to a data transfer rate of 403,000 words /second. Since the controller has an eight word buffer, the maximum allowable data channel latency is 19.8 microseconds. If the data channel does not respond within this time, both the Data Late and the Error flags are set to 1 . Once this error occurs,
the processing of the current sector is completed and the command is terminated, even if the operation was scheduled to transfer additional sectors. The Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

## ERROR CONDITIONS

## During Initial Selection

If the Unsafe flag is 1 , the Unit Ready flag is 0. An I/O RESET instruction (IORST) is the only way the program can clear this flag.

If the program specifies a non-existent sector ( $>268$ ) no indication of this error is given. If the subsystem then attempts a Read or a Write operation, the drive unit will search forever for that non-existent sector. The subsystem can be released from this search by having the program issue an I/O RESET instruction.

## During Head Positioning

If the program issues a SPECIFY COMMAND AND CYLINDER instruction which specifies a non-existent cylinder ( $>632_{8}$ ) and then places the drive unit in the seek mode, the Seek operation is terminated. Both the Seek Error and the Seek Done flags for that unit are set to 1 . When the Seek Done flag is set to 1 , a program interrupt request is initiated.

If any Seek operation to a valid cylinder number results in a Seek Error, the drive unit should be recalibrated.

## During Reading

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Read operation is initiated.

An error can occur when the subsystem is reading a series of sectors in one operation if the Read operation exceeds the number of sectors available. When the last sector on surface $22_{8}$ is read and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

Each sector on the disc pack is preceded by an address field. If the address read before any sector does not match the contents of the disc address registers at that time, both the Error and the Address Error flags are set to 1. The Busy flag is set to 0 , the Done flag is set to 1 ,
and a program interrupt request is initiated. The particular type of address error detected can be determined by examining both the Sector Error and the Head Error flags. Three possibilities exist:

1. If both the Sector Error and the Head Error flags are 0 , the cylinder number does not match.
2. If the Sector Error flag is 1, the sector number does not match.
3. If the Head Error flag is 1, the head (surface) does not match.

When a new pack is formatted, every sector found to produce irrecoverable errors is tagged with a Bad Sector label. This appears before the address field for the sector. If the drive attempts to read or write in a bad sector, the operation is terminated, and both the Bad Sector flag (which can be read with a READ MEMORY ADDRESS COUNTER instruction) and the Error flag are set to 1 . The Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

If the checkword read at the end of a sector differs from that calculated by the controller, both the Error and the Check Error flags are set to 1 . The Read operation is terminated, even if more sectors were supposed to be read; the Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Check Error flag indicates that at least one word in the last sector read contains an error.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The reading of the current sector continues, but once that sector has been read, the Read operation is terminated. The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word from the last sector read was not correctly transferred to memory.

If the drive stops tracking on the cylinder, the Seek Error and Error flags are set to 1. The Busy flag is set to 0 and the Done flag is set to 1 , thus initiating a program interrupt request.

## During Writing

As mentioned above, specifying a non-existent sector will cause the drive unit to search forever for that sector once a Write operation is initiated.

An error can occur when the subsystem is writing a series of sectors in one operation if the Write operation exceeds the number of sectors available. When the last sector on surface $22_{8}$ is written and the drive unit attempts to advance automatically to the next surface, since the sector counter has not overflowed, both the Error and the End Error flags are set to 1 . The sector counter is incremented and the sector address is set to sector 0 . The Busy flag is set to 0 , the Done flag is set to 1 and a program interrupt request is initiated.

Each sector on the disc pack is preceded by an address field. If the address read before any sector does not match the contents of the disc address registers at that time, both the Error and the Address Error flags are set to 1 . The Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated. The particular type of address error detected can be determined by examining both the Sector Error and the Head Error flags. Three possibilities exist:

1. If both the Sector Error and the Head Error flags are 0 , the cylinder number does not match.
2. If the Sector Error flag is 1, the sector number does not match.
3. If the Head Error flag is 1, the head (surface) does not match.

When a new pack is formatted, every sector found to produce irrecoverable errors is tagged with a Bad Sector label. This appears before the address field for the sector. If the drive attempts to read or write in a bad sector, the operation is terminated, and both the Bad Sector flag (which can be read with a READ MEMORY ADDRESS COUNTER instruction) and the Error flag are set to 1 . The Busy flag is set to 0, the Done flag is set to 1 , and a program interrupt request is initiated.

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . The writing of the current sector continues, but once that sector has been written, the Write operation is terminated. The Busy flag is set to 0, the Done flag is set to 1 and a program interrupt request is initiated. The Data Late flag indicates that at least one word in the sector was not written properly.

If the drive stops tracking on the cylinder, the Seek Error and Error flags are set to 1. The Busy flag is set to 0 and the Done flag is set to 1 , thus initiating a program interrupt request.

# CARTRIDGE DG/DISC SUBSYSTEM MODELS 6045, 6050, 6051 

## PROGRAMMING SUMMARY

| Mnemonic (First Controller) | DKP |
| :--- | ---: |
| Device Code | $33_{8}$ |
| Mnemonic (Second Controller) | DKP1 |
| Device Code | $73_{8}$ |
| Priority Mask Bit | 7 |
| Surfaces/Unit | $4 *$ |
| Tracks/Surface | 408 |


| Sectors/Track | 12 |
| :--- | ---: |
| Words/Sector | 256 |
| Total Storage Capacity (Words) | $5,013,504$ |
| Max. Transfer Rate (wps) | 156,250 |
| Allowable Data Channel Latency (us) | 12.8 |
| Seek Time (max/min, ms) | $70 / 8$ |
| Sector Access Time (max/min, ms) | $25 / 12$ |
| * Two non-removable surfaces |  |

## ACCUMULATOR FORMATS

## Specify Disc Address

 and Sector Count(DOC)
Read Status
(DIA)


## Read Disc Address

(DIC)

| DRIVE | FM |  |  |  |  |  | SECTOR |  |  |  | - SECT CNT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Specify Command and Cylinder
(DOA)


| $\left[\begin{array}{l} R W \\ D N \end{array}\right]$ | SEEK DN |  |  |  | $\mathrm{O}_{\mathrm{K}}$ | VS | +\% | $\mathrm{UN}_{5}$ | DY | SE | E | DR | CE | DL | ERR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Load Memory Address Register
(DOB)

| 帑㘶 | MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| Read Memory Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| \%\% | MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

## S, C and P FUNCTIONS

$\mathrm{f}=\mathrm{S}$ Sets the Busy flag to 1 , and the Done flag to 0 ; starts the operation specified in the command register.
$f=\mathrm{C}$ Sets the Busy flag and the Done flag to 0 and stops all data transfer operations.
$f=\mathbf{P}$ Sets the Done flag to 0 and starts the operation specified in the command register if that operation is a seek or a recalibrate.

## INTRODUCTION

This disc subsystem includes a maximum of four moving-head disc drives plus one or two controllers. The drives may be disc cartridge units (model numbers 6045,6050 or 6051 ), or diskette units ( 6030 series), intermixed in any combination. The subsystem controller occupies a single slot of the computer chassis and directs the activities of the disc drives. Control over the subsystem may be shared between two $\mathrm{NOVA}^{\circledR}$ or ECLIPSE ${ }^{\ominus}$ central processors if a subsystem controller is installed in each processor.

This section discusses the programming protocols for driving model 6045/50/51 disc cartridge units in both single- and dual-processor environments. Similar protocols for the 6030 series units are presented later in this manual.

Each disc unit contains four program-accessible surfaces. Surfaces 0 and 1 are on a platter in a removable disc cartridge; surfaces 2 and 3 are on a platter permanently located in the lower half of the drive unit. There are 408 cylinders in each unit, numbered $0-627_{8}$. Each of the four tracks in a cylinder contains 12 sectors, numbered $0-13_{8}$. Each sector contains an address header and a data field that stores $256\left(400_{8}\right)$ 16-bit data words and a 16 -bit check- word. The data storage capacity is 3072 words per track or $5,013,504$ words per drive unit.

Data is transferred to and from the subsystem via the data channel at a maximum rate of 156,250 words per second. From 1 to 16 consecutive sectors in one cylinder (up to 4096 words) can be transferred in one operation.

## CONTROLLER REGISTERS

The disc drive controller contains four programaccessible registers: a 15 -bit memory address register, a 16 -bit status register, a 16 -bit combined command and cylinder select register, and a combined disc address register and sector counter. The memory address register is self incrementing and contains the address of the next location whose contents are to be transferred to or from the disc subsystem via the data channel. The status register contains four Seek Done

[^2]flags, a Read/Write (R/W) Command Done flag, a Unit Ready flag, a Valid Status flag, and six Error flags. The Seek Done flags and the R/W Done flagteach initiate a program interrupt request when set to 1 . The combined command and cylinder select register contains the last command issued to the subsystem and the number of the desired cylinder on the selected unit. The combined disc address register and sector counter contains the number of the next surface and sector to be read or written and the two's complement of the number of sectors remaining to be read or written. The disc address and the sector counter portions of this register self-increment immediately after a sector is read or written.

## INSTRUCTIONS

Six instructions program data channel transfers to and from the subsystem. Three of these instructions supply the controller with all the necessary information for any disc operation. The remaining instructions allow the program to determine, in detail, the current state of the subsystem.

The device flag commands control the disc controller's Busy and Done flags as follows:
$\mathrm{f}=\mathbf{s}$ Sets the Busy flag to 1 , the Done flag to 0 , the Address Error, End of Cylinder, Checkword Error, Data Late, and Unsafe flags to 0, and initiates the operation specified by the contents of the command register.
$\mathrm{f}=\mathrm{C}$ Sets the Busy flag, the Done flag, all Error flags and all Seek Done flags to 0 and stops all data transfer operations; does not terminate a seek operation already in progress.
$f=\mathbf{P}$ Sets the Done flag and all Error flags to 0 and initiates the operation specified by the contents of the command register.

NOTE The $\mathbf{P}$ flag command does not affect the controller's Busy flag. If the Busy flag is 0 and the program starts an operation with the $\mathbf{P}$ command, the controller does not initiate a program interrupt request at the conclusion of the operation unless it is a seek or recalibrate. The controller initiates an interrupt at the end of all seek or recalibrate operations.

[^3]
## Instruction Coding Conventions

In the descriptions that follow, certain coding conventions are used so the assembler can recognize the instruction and translate it correctly into machine language. See Appendix $E$ for these conventions.

## Specify Disc Address And Sector Count <br> DOC [f] ac, DKP

| 0 | 1 | 1 | A C | 1 | 1 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Loads bits $0-15$ of the specified $A C$ into the controller's disc address register and sector counter. After the data transfer, sets the controller's Busy and Done flags according to the function specifed by $\mathbf{F}$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Function |
| :---: | :---: | :--- |
| 0-1 | Drive | Selects drive $0-3_{8}$ |
| 2 | Format | If 1, places controller in FORMAT mode. |
| $3-5$ | --- | Reserved for future use. <br> $6-7$ |
| Surface | Selects the surface (head) $0-38$ for the start of <br> a read or a write operation. |  |
| $8-11$ | Sector | Selects the starting sector, $0-13_{8}$ for the start <br> of a read or a write operation. |
| $12-15$ | -Sector <br> Count | Specifies the two's complement of the <br> number of sectors to be read or written in one <br> operation (maximum of $16_{10}$ ). |

## Specify Command And Cylinder

DOA [f] $a c$, DKP


Loads bits $0-15$ of the specified AC into the controller's combined command and cylinder select register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


Load Memory Address Register
DOB [f] ac, DKP

| 0 | 1 | 1 | A C | 1 | 0 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads bits 1-15 of the specified $A C$ into the controller's memory address Register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| 0 | --- | Reserved for future use. <br> $1-15$ |
| Memory <br> Address | Location of the next word in memory to be <br> used for a data channel transfer. |  |

## Read Status

DIA [f] $a c$, DKP

| 0 | 1 | 1 | A C | 0 | 0 | 1 |  | F | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the controller's status register in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified accumulator is as follows:


| Bits | Name | Meaning When 1 |
| :---: | :---: | :---: |
| 0 | R/W Done | The subsystem has completed a read or a write operation. |
| 1-4 | Seek Done (0-3) | Drive 0-3, respectively, has completed a seek or recalibrate operation. More than one of these bits can be set at any time. |
| 5 | Diskette | The selected disc is a diskette drive unit.* |
| 6 | Valid Status | When the read status command was issued, the controller had control of the disc subsystem." |
| 7 | --- | Reserved for future use. |
| 8 | Unsafe | The selected drive is in an unsafe condition. The Unsafe flag can be reset with an S, C, P, or IORST command, but this action will not remove the drive's unsafe condition. Try to remedy the unsafe condition by powering down the drive, and then restarting it. |
| 9 | Unit Ready | The selected drive is not performing any head movements and is ready to carry out a command (read, write, seek, or recalibrate) |
| 10 | Seek <br> Error | The selected drive was not able to carry out the last seek or recalibrate operation issued. |
| 11 | End of Cylinder | The last read or write operation attempted to continue beyond the fourth surface in the disc drive unit. |
| 12 | Address Error | The address read from the address field at the beginning of a sector does not match the last address specified to the disc controller. |
| 13 | Checkword Error | The checkword read from the disc at the end of a sector does not match the checkword calculated by the controller during the sector transfer. |
| 14 | Data Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the following bits in the status register is set to $1: 8,10,11,12,13$, or 14. |

${ }^{*}$ Consult 6030-series subsystem programming information in this manual.
**This bit is used in dual CPU, multiple drive environments. It allows the program to test the status of a drive unit without first issuing a dummy seek to guarantee its control of the shared subsystem. When 0 , the bit indicates that the controller lost control of the subsystem before status was read and the word returned may be inaccurate. The programming considerations for dual CPU operation are discussed later in this section. (This bit was always 0 in early revision controllers.)

## Read Disc Address <br> DIC [f] ac, DKP

| 0 | 1 | 1 | $\mathrm{~A} C$ | 1 | 0 | 1 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Places the contents of the controller's disc address register and sector counter in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F. The format of the specified accumulator is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| 0-1 | Drive | Number (0-3) of the selected drive. <br> 2 |
| Format | When 1, Indicates that the controller is in <br> FORMAT mode. <br> 3-5 | --- |
| 6-7 | Surface | Reserved for future use. <br> Surface number (0-3) of the selected head on <br> the drive. <br> 8-11 |
| Sector | Number of the sector (0-13 $)_{8}$ ) immediately <br> following the last sector read or written. If a <br> read or write operation ends at the last sector <br> (138 $)$ of a surface, this field contains the value <br> $14_{8}$. |  |
| Two's complement of the number of sectors |  |  |
| 12-15 | -Semaining to be read or written. |  |

*Bits 3-5 are the high-order bits for the head address field; they are ignored in all operations. If these bits are loaded with a value during a DOC instruction, that value will appear in the specified accumulator when a DIC instruction is issued. Upon End of Cylinder Error, the contents of these bits is incremented by 1.

## Read Memory Address Register <br> DIB [f] $a c$, DKP

| 0 | 1 | 1 | A C | 0 | 1 | 1 | $F$ | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the controller's memory address register in bits 1-15 of the specified AC; sets bit 0 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified AC is shown below.

NOTE At the end of a write operation, the memory address register points to a memory location two greater than that of the most recent word written to disc.


## PROGRAMMING

Programming data transfers to or from 6045/50/51 disc cartridge subsystems proceeds in three phases: (1) selecting the drive, surface and sector; (2) positioning the heads over the correct cylinder; and (3) initiating the read or write operation. After issuing commands in any phase, check the controller's status register for errors before proceeding to the next phase.

The description below of these three programming phases assumes operation without errors. (Error conditions are discussed later in the text.) It also assumes three restrictions in the configuration of the disc cartridge subsystem: (1) that the subsystem contains a single disc drive; (2) that it connects to only one CPU and its controller in that CPU is configured accordingly; and (3) that the CPU is dedicated to it (i.e., the CPU's ION flag is set to 0 ). Certain additional considerations must be borne in mind when a subsystem contains more than one drive or when it operates in a dual-processor environment. (See end of section.)

The operations described below can easily be applied to interrupt-driven service routines.

## Phase I: Select the Drive, Surface, Sector and Number of Sectors

Issue a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) to the controller with no device flag command. Use appropriate accumulator fields to select the drive $\left(0-3_{8}\right)$ the surface ( $0-3_{8}$ ) and the first sector to be read or written, $\left(0-13_{8}\right)$ as well as the two's complement of the number of sectors to be transferred in the operation. (The subsystem can transfer, at most, $16_{10}$ consecutive sectors in one operation.) Take care to ensure that the parameters specified in this initial selection do not exceed the capacity of the drive.

After selecting the drive unit, check its status to verify the unit is ready to perform an operation. Issue a READ STATUS instruction (DIA) with no flag command, and then examine the Ready flag (bit 9) and the Diskette flag (bit 5). If the Ready flag is 1 and the Diskette flag is 0 , proceed to phase II. If the Ready flag is 0 , do NOT issue any commands to that drive unit. If the the Diskette flag is 1 , follow instructions for 6030 diskette programming.


## Phase II: Position the Heads

Move the heads to the desired cylinder using a SPECIFY COMMAND AND CYLINDER instruction (DOA) plus a $P$ command. Use the appropriate accumulator bits to clear R/W Done and Seek Done on the selected drive and use the appropriate accumulator fields to specify both a cylinder address and the seek command.

The P flag command initiates the seek operation without affecting the controller's Busy flag. P, however, sets the Done flag to 0 .

While the drive is seeking, the Unit Ready and Seek Done flags for the selected drive are 0 ; at the conclusion of the seek operation, the controller sets the Seek Done flag for the selected drive to 1 in the subsystem status register.

After the specified drive completes the seek operation, issue a READ STATUS instruction; check both the Unit Ready (bit 9) and the Error flags. If there are no errors, proceed to phase III.

## Phase III: Read or Write

A read operation transfers blocks of data from a sector on disc to the computer's memory via the data channel; a write operation transfers blocks of data from the computer's memory to a sector on disc via the data channel. A block is 25616 -bit words. One to 16 blocks can be transferred in one read or write operation. Multiple block transfer operations read or write consecutive disc sectors from one disc cylinder. (The sector that follows sector $13_{8}$ on a surface is sector 0 on the next surface.)

## Read

Specify the starting address of the area in memory to receive the data transfer, using a LOAD MEMORY ADDRESS REGISTER instruction (DOB). Use the appropriate accumulator field to specify the 15 -bit address of the memory location to receive the first word read from disc. The SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) issued during phase I specified the disc surface to be read, the number of sectors to be read and the number of the starting sector.

Issue a read command using the SPECIFY COMMAND AND CYLINDER instruction (DOA) along with an $s$ flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the read operation and a cylinder address. (The cylinder number must match that of the cylinder being read; it is used by the controller for address checking at the start of each 256 -word sector transfer in the read operation.)

The sflag command sets the Busy flag to 1 , and the Done flag to 0 and initiates the read operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check. The cylinder address read from the sector address field must match that posted in the SPECIFY COMMAND AND CYLINDER instruction, and the sector and surface numbers contained in the address field must match those contained in the disc address register. If the address check is successful, the drive continues the operation, reads the sequential data bits from the sector, and calculates a 16 -bit checkword from the serial data.

The controller builds 16 -bit words from the serial data and transfers them to the computer's memory via the data channel. Each time a word is transferred to memory, the controller automatically increments its memory address register by 1 .

After the drive reads the 256 words from the sector, the controller increments its sector counter by 1 . The drive then reads the 16 -bit checkword at the end of

the sector and the controller verifies that it matches the checkword calculated while data was read from disc.

If the controller's sector counter does not overflow at the trailing edge of a sector, the drive reads the next sector; the process repeats until either the sector counter overflows or the last sector on a surface is read. When last sector on surfaces $0-2$ is read, the controller automatically changes the surface and sector address in the disc address register to specify the first ( 0 ) sector on the next surface of the same cylinder, and the drive continues reading from that sector.

A read operation continues until the sector counter indicates, by overflowing, that the specified number of sectors has been read. Upon completing the read operation, the controller sets its Busy flag to 0 and its Done flag to 1 ,initiating a program interrupt request.

## Write

Specify the starting address of the area in memory to be transferred by using a LOAD MEMORY ADDRESS REGISTER instruction (DOB). Use the appropriate accumulator field to specify the 15 -bit address of the first word in memory that will be written to disc. The SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) issued during phase I specified the disc surface to be written, the number of sectors to be written and the number of the starting sector.

Issue a write command using the SPECIFY COMMAND AND CYLINDER instruction (DOA) plus an $s$ flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the write operation and a cylinder address. (The cylinder number must match that of the cylinder to be written; it is used by the controller for address checking at the start of each 256-word sector transfer in the write operation.)

The sflag command sets the Busy flag to 1 and the Done flag to 0 and initiates the write operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check. The cylinder address read from the sector address field must match that posted in the SPECIFY COMMAND AND CYLINDER instruction, and the sector and surface numbers contained in the address field must match those contained in the disc address register. If the address check is successful, the drive continues the operation and writes the sequential data bits to the sector.

The controller receives 16 -bit data words from the data channel and transfers them serially to the drive unit while continually recalculating a 16 -bit cyclic checkword from the serial data. Each time a word is transferred from memory, the controiler automatically increments its memory address register by 1 .

After the drive writes the 256 words from the sector, the controller increments its sector counter by 1 and adds the checkword to the data wirtten to disc.


If the controller's sector counter does not overflow at the trailing edge of a sector, the drive writes the next sector; the process repeats until either the sector counter overflows or the last sector on a surface is written. When the last sector on surfaces 0,1 or 2 is written, the controller automatically changes the surface and sector address in the disc address register to specify the first (0) sector on the next surface of the same cylinder, and the drive continues writing on that sector.

A write operation continues until the sector counter indicates, by overflowing, that the specified number of sectors has been written. Upon completing the write operation, the controller sets its Busy flag to 0 and its Done flag to 1 , initiating a program interrupt request.

## FORMATTING

All disc data surfaces must be formatted before a Data General disc cartridge subsystem will properly function. The format delineates an address field and a data field in each sector of every track of a surface. The address field of a sector is a coded header that precedes the data area of the sector and contains the sector's logical address. The purpose of the format is twofold: (1) it provides information for address checking by the subsystem (transparent to the programmer) before each data transfer; (2) it provides splice areas that separate the address field from the data field in a sector while giving read and write controls time to properly initialize and settle prior to a data transfer.

The format field contains a gap or splice area followed by twenty-four 16 -bit words. The first 22 words, all containing zeros, and a 23 rd word containing $000001_{8}$, form a synchronization field. The 24th word is the address word containing the cylinder, sector and surface numbers.

Another splice field follows the format field, and it is followed, in turn, by a synchronization field of all zeros, a single sync bit (1), the 256 -word data area, and its check word. Zeros fill the remainder of the sector.

If the status register repeatedly indicates an address error after many failures to read or write an area on the disc, the area in question (possibly one sector, or several adjacent sectors on one surface) may need reformatting.

Typically, disc cartridges obtained from Data General are completely formatted before they are shipped; cartridges obtained elsewhere must be formatted by the customer. Should the fixed platter in a disc unit be removed or replaced, it, too, requires reformatting.

Data General provides a stand-alone program that will format all the sectors and surfaces of a disc unit. The program can also format a single sector, several sectors, or one cylinder of the drive. The formatter program is available on paper tape ( $D G C$ no. 095-000300), and its operation is described in a companion program listing ( $D G C$ no. 096-000300).

Whenever any sector is reformatted, all the data in that sector is lost. Formatting is done independently of and before initializing a disc for use with a Data General operating system.

## TIMING

The discs in the drive unit rotate at 2400 rpm ; a complete revolution requires 25 ms . A register within the drive (transparent to the programmer) continually indicates to the controller the number of the sector presently passing under the heads. This feature allows the subsystem to carry out a read or write operation the first time the desired sector passes under the head.

The minimum sector access time is that required to read the address field at the start of a sector - 300us; the maximum access time is that needed for a full revolution plus the address field time -25.3 ms ; the average sector access time is 12.7 ms .

A sector passes under a head in 2.08 ms ; the data portion of that sector passes under the head in 1.638 ms . A data channel request occurs every two words, approximately 12.8 us (nominal). This corresponds to an average data transfer rate of $156,250 \mathrm{wps}$. The controller can buffer two words for the data channel, which provides a maximum allowable data channel latency of 12.8 us. If the data channel does not respond to a controller request within this time, both the Data Late flag and the Error flag are set to 1.

The time required to position the heads (seek time) depends on the number of cylinders the heads must cross to reach the destination cylinder, seek time is direction-independent. The minimum seek time is that for a single cylinder seek - 8 ms ; the maximum seek time is that needed to traverse all cylinders 70 ms .

The recalibrate operation moves the heads back to cylinder 0 ; but it progresses more slowly than a seek to protect the head moving mechanism and to reset its controls in an orderly manner. The maximum recalibrate time is approximately 200 ms .

NOTE Issue no commands to the disc controller for at least 50us after the start of a seek or recalibrate operation.

## ERROR CONDITIONS

## During Initial Selection (Phase I)

Initial selection errors appear subsequently to recent disc read and write operations and are unrelated to commands issued in phases I or II.


#### Abstract

Absence of Valid Status If a single processor is used, the entire disc subsystem remains dedicated to one controller. In this case, the Valid flag may be set to 0 if: (1) the controller has been improperly configured for use with a single processor; (2) the controller can only operate with a single processor and, hence, its valid flag is always set to 0 ; (3) a hardware malfunction exists.

If dual processors are used, access to the disc subsystem is provided to one controller at a time, on a demand basis. (See subsection below on dual processor considerations.) In this case, a Valid flag set to 0 may mean that the status word returned is suspect (i.e., the controller did not have access to the subsystem while reading the status word). To ensure accuracy of the status word, issue a seek command (to any cylinder, any drive) wait at least 50 us , reselect the desired drive and reread the Valid flag. Repeat this process until the Valid flag reads 1.


## Unsafe Error

If the Unsafe flag is 1 , the Unit Ready flag is 0 . Issue an $\mathbf{S}, \mathbf{C}, \mathbf{P}$, or IORST to set the Unsafe flag in the controller to 0 ; however, this action will usually not remove the drive unit's unsafe condition. (Momentarily toggling the LOAD/RUN switch on the drive control panel to LOAD and then back to RUN, or powering down the drive and then restarting it will usually clear the unsafe condition.)

If a drive's unsafe condition persists after the Unsafe flag is set to 0 in the controller, the flag will not return to 1 again until either (1) another unsafe drive unit is selected or (2) the original unsafe unit is first deselected (SPECIFY ... another drive) and then reselected.

## During Head Positioning (Phase II)

If the program issues a SPECIFY COMMAND AND CYLINDER instruction (DOA) that initiates a seek operation to a non-existent cylinder (i.e., greater than $627_{8}$ ), the seek operation immediately terminates, and both the Seek Error and the Seek Done flag are set to 1 ; then a program interrupt request is initiated. If any seek operation to a valid cylinder number results in a Seek Error, perform a reasonable number of seek retries.

## Seek Retry

A seek retry is a recalibrate operation followed by another attempt to position the heads over the desired cylinder. The recalibrate operation is a hardware recovery sequence that moves the heads of the selected drive over cylinder 0 and resets the head positioning control in that drive.

To perform a seek retry, recalibrate the drive using a SPECIFY COMMAND AND CYLINDER instruction (DOA) plus a $\mathbf{P}$ flag command. Use the appropriate accumulator bits to clear both the Seek Done flag for the selected drive unit and the R/W Done flag; use the appropriate accumulator field to specify a recalibrate operation. The cylinder address field is ignored in a recalibrate operation.

The $P$ flag command sets the Done flag to 0 and initiates the operation without affecting the controller's Busy flag. While the drive is recalibrating, the Unit Ready and the Seek Done flags for the specified drive are 0 ; at the conclusion of the operation, the controller sets the Seek Done flag for the appropriate drive and initiates a program interrupt request.

At the conclusion of the recalibrate operation, increment a seek retry counter (see flowchart on initial selection and head positioning) and try again to position the heads over the desired cylinder. If, after several attempts, the drive does not successfully position the heads over the desired cylinder, that drive or the subsystem may be faulty.

## During Reading

If the program specifies a non-existent sector (i.e., greater than $13_{8}$ ), the controller sets the contents of the sector register value to zero and increments the surface by 1. If, after incrementing, the resulting surface address is 1,2 or 3 , the read operation begins at the first sector of that surface. If the resulting surface address is 4 (a non-existent surface), an End of Cylinder Error is indicated.

## End of Cylinder Error

An error can occur when the disc subsystem attempts to read past the last sector on surface 3 . If the read operation does not terminate (i.e., if the sector counter does not overflow) after weading sector 138 on that surface,both the Error and the End of Cylinder Error flags are set to 1 , and the operation terminates. The sector counter remains at its incremented value, the controller forces both the sector and the surface addresses to 0 and also increments by 1 the unused head address field (bits 3-5) of the controller's disc address register. (See READ DISC ADDRESS instruction.) The controller sets its Busy flag to 0 and its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field preceding each sector on the drive identifies its surface, cylinder and sector position. Before the controller reads data from a specified sector, it performs an address check. If the controller reads an address from the address field that does not match that in the disc address register, the controller sets both the Error and the Address flags to 1, and the read operation terminates immediately. The controller sets the Busy flag to 0 , the Done flag to 1 , and initiates a program interrupt request.

After an address error, the sector counter and the sector address register retain the values they had when the error occurred. That is, the sector address register retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to read in the operation.

Repeated address errors from the same sector(s) on the disc cartridge may indicate damage to the magnetic media; or those sector(s) may need reformatting. (See subsection on formatting, above.)

## Checkword Error

Each time the subsystem writes data to disc, it appends a 16 -bit checkword to the 256 -word data block. While the controller reads the data from a sector, it continually computes a checkword from the data stream from disc and compares it to the checkword written at the end of the data block on the disc. If the checkwords differ, the controller sets both the Error and the Checkword flags to 1, and the read operation terminates at the end of the sector, even if there are more sectors to read. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt request. A Checkword error indicates that at least one data word read from the sector is erroneous.

After a Checkword error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's
complement of the number of sectors, not including the faulty sector, that remain unread after the error.

## Data Late Error

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . Reading of the current sector continues, but at the end of that sector, the read operation terminates. (The sector counter and the sector address register increment normally.) The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt. The Data $\pm$ ate flag indicates that at least one word from the last sector read was not correctly transferred to memory.

After a Data Late error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unread after the error.

## During Writing

If the program specifies a non-existent sector (i.e., greater than $13_{8}$ ), the controller sets the contents of the sector register to zero and increments the surface by 1. If, after incrementing, the resulting surface address is 1,2 or 3 , the write operation begins at the first sector of that surface. Otherwise, an End of Cylinder Error occurs.

## End of Cylinder Error

An error can occur when the disc subsystem attempts to write past the last sector on surface 3 . If the write operation does not terminate (i.e., if the sector counter does not overflow) after writing sector 138 on that surface, both the Error and the End of Cylinder Error flags are set to 1, and the operation terminates. The sector counter remains at its incremented value, the controller forces both the sector and the surface addresses to 0 and also increments by 1 the unused head address field (bits 3-5) of the controller's disc address register. (See READ DISC ADDRESS instruction.) The controller sets its Busy flag to 0 and its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field preceding each sector on the disc unit contains its surface, cylinder and sector position. Before the controller writes data to a specified sector, it performs an address check. If the controller reads an address from this field that does not match that in the disc address register, the controller sets both the Error and the Address Error flags to 1, and the write operation terminates immediately. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt request.

After an address error, the sector counter and the sector address register retain the values they had when the faulty sector came under the head. That is, the sector address register retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to write in the operation.

Repeated address errors from the same sector(s) on the disc cartridge may indicate damage to the magnetic media; or those sector(s) may need reformatting. (See subsection on formatting, above.)

## Data Late Error

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . Writing into the current sector continues, but at the end of that sector, the operation terminates. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that at least one word written into the last sector was not correctly transferred from memory.

After a Data Late error, the sector address register points to the sector following that in which the error occurred. The Sector Counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unwritten after the error.

## MULTIPLE DRIVES

In a multiple drive subsystem, any unit may initiate a seek or recalibrate operation while other units are executing head positioning commands. The subsystem can also overlap seek or recalibrate operations on several drives with a data transfer on a single drive but all the commands to seek or recalibrate must precede the command to start reading or writing Certain programming considerations must be borne in mind during each phase when performing multiple operations.

## Phase I Considerations

Issue the SPECIFY DISC ADDRESS AND SECTOR COUNT instruction if no disc unit in the subsystem is performing a read or write operation. Deselecting a drive engaged in a data transfer will immediately terminate that transfer.

If commands to the subsystem are to be overlapped, only the accumulator field specifying unit number is significant, and the other fields may be set to zero. (The unneeded fields may not, however, specify parameters that exceed the capacity of the unit.)

## Phase II Considerations

Initiate a head positioning operation on the unit selected in phase I, as described previously. Overlap it with a head positioning operation on a different unit as follows: branch immediately to phase I, specify and check status on the new unit, and then return to phase II to start the new operation. Repeat this sequence until all the overlapped positioning operations have been started.

Next, determine which drive is to perform the first data transfer. The decision may be dictated by priority. But when it is possible to initiate a transfer on the first available drive, to find it, keep examining the Seek Done flags by repeatedly issuing READ STATCUS instructions.

After choosing a unit for the data transfer, issue a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) to reselect that unit and establish parameters for the transfer.

Check the selected unit's status by issuing a READ STATUS instruction (DIA). Check both the Unit Ready flag and the Error flag, If there are no errors, proceed to phase III.

NOTE If a seek error occurs, perform one seek retry (described above); but, if possible, move on to initiate a transfer on another disc unit. Wait for a retry to finish only if the drive involved must perform the next data transfer.

## Phase III Considerations

Once a unit has been selected for a read or write operation at the end of phase II, begin the data transfer exactly as described earlier. Starting the read or write operation with an $\mathbf{S}$ flag control does not affect the values of the Seek Done flags. Do not issue a SPECIFY DISC ADDRESS instruction (DOC) to the subsystem until both the Done flag and the R/W Done flag (in the status register) are set to 1.

It is safe to issue a READ STATUS instruction any time to determine whether any seek operations overlapped in phase II have been completed. This may be useful in choosing the next unit for a transfer and for preparing that transfer.

After the transfer, issue a READ STATUS instruction. Once status has been read, either check for errors in the present transfer or, if possible, save the status word, reselect units and start the next transfer before checking the present one for errors.

## DUAL PROCESSOR CONSIDERATIONS

The disc subsystem hardware imposes certain restrictions on the program when the subsystem operates in a dual processor (shared disc) environment. The dual access mechanism switches access to the entire subsystem from one controller to the other on a demand basis, in conjunction with timing and command protocols.

Each processor obtains subsystem control by issuing head positioning commands. Once established, this control may be maintained by issuing other head positioning commands prior to completion of a 3 -second subsystem timeout. Completion of a read or write immediately terminates subsystem control. The other processor must wait for service until the processor in control has completed its task.

The description and flowcharts below describe non-interrupt driven procedures for operating a single-drive subsystem in a shared-disc environment. These procedures focus on maintaining the integrity of the subsystem only at the hardware level. The concepts can be extended to support interrupt drivers for multiple-drive subsystems.

A separate protocol is needed to maintain data integrity within the file structure. A simple file protocol, for example, might assign a number of blocks to one processor for unrestricted use (including writing) while assigning the remaining blocks to the other processor. In general, the protocol is implemented by means of some communication link between processors to allow conflict arbitration. Data General's Real Time Disc Operating System (RDOS) uses the facilities of the model 4240 interprocessor bus for resolving conflicts in the dual CPU environment.

Program a shared disc subsystem in three phases: (1) select the disc unit and specify parameters for the transfer; (2) position the heads over the desired cylinder and gain access to the subsystem; and (3) initiate the transfer.

## Phase I, Initial Selection

Set up the subsystem control as described previously in the subsection on programming, phase I. Do not read status.

## Phase II

Issue a SPECIFY COMMAND AND CYLINDER instruction (DOA) with a $P$ appended to it as described previously. Wait at least 50 microseconds after issuing the seek command and then issue a READ STATUS instruction (DIA). Verify that the Valid Status flag (bit 6 ) is 1 . The controller receives access to the subsystem for a maximum of 3 seconds after the Valid Status flag in its status register becomes 1. Continue reading status until both the Seek Done flag and the Unit Ready flag are 1. If the Error flag is 0, proceed to phase III.

If the Error flag is 1 , then the seek may be retried several times. Since the processor reasserts control of the subsystem for 3 seconds each time a seek or recalibrate command is issued, the programmer should limit the number of retry operations to avoid locking out the other processor.*

## Phase III

Initiate the data transfer as previously described. The processor unconditionally loses control of the subsystem at the end of a data transfer operation or 3 seconds after the last head positioning command, whichever comes first.

After a data transfer, the contents of the status register remain unchanged in the controller until the controller issues a SPECIFY DISC ADDRESS ... instruction (DOC) that alters the disc unit selection.

> NOTE The Valid Status flag returned in the status register at the conclusion of a data transfer will always be 0. If the program has not issued an initial selection command or a device flag command ( $\mathbf{S}, \mathbf{C}, \mathbf{P}$ ), the contents of the status register remain valid.

If the data transfer is terminated by a timeout (3 seconds), restart the entire process beginning with phase I.

[^4]

## READ (SHARED DISC)




## 6030 SERIES <br> DISKETTE SUBSYSTEM

## PROGRAMMING SUMMARY

| Mnemonic (First Controller) | DKP |
| :--- | ---: |
| Device Code | $33_{8}$ |
| Mnemonic (Second Controller) | DKP1 |
| Device Code | $73_{8}$ |
| Priority Mask Bit | 7 |
| Surfaces/Unit | 1 |
| Tracks/Surface | 77 |

## ACCUMULATOR FORMATS

## Specify Disc Address

## and Sector Count <br> (DOC)

Read Status
(DIA)


## Read Disc Address

(DIC)


## Specify Command and Track

(DOA)


Commands
00 Read 01 Write
10 Seek
11 Recalibrate

Sectors/Track ..... 8
Words/Sector ..... 256
Total Storage Capacity (Words) ..... 157,696
Max. Transfer Rate (wps) ..... 15,625
Allowable Data Channel Latency (us) ..... 128
Seek Time (max/min, ms) ..... 770/20
Sector Access Time (max/min, ms) ..... 166/3


> Load Memory Address Register


> Read Memory Address Register
(DIB)

## S, C and P FUNCTIONS

$\mathbf{f}=\mathbf{S}$ Sets the Busy flag to 1 , and the Done flag to 0 ; starts the operation specified in the command register.
$f=C$ Sets the Busy flag and the Done flag to 0 and stops all data transfer operations.
$f=\mathbf{P}$ Sets the Done flag to 0 and starts the operation specified in the command register if that operation is a seek or a recalibrate.

## INTRODUCTION

The 6030 diskette subsystem includes up to four moving head diskette drives and one or two controllers; 6030 diskette units may be intermixed with 4234 or $6045 / 50 / 51$ disc cartridge units.* The subsystem controller occupies a single slot of the computer chassis and directs the activities of the disc drives. Control over the subsystem may be shared by two NOVA ${ }^{\oplus}$ or ECLIPSE ${ }^{\ominus}$ central processors if a subsystem controller is installed in each processor.

This section discusses the programming protocols for driving 6030 series diskette units in both single- and dual-processor environments. Similar protocols for the cartridge units are presented elsewhere in this manual.

A subsystem may contain four diskette units; the identity of each unit (unit number) is operator-selectable by means of a front panel thumbswitch. Each disc unit contains a single program-accessible surface. There are 77 tracks in a unit, numbered $0-114_{8}$. Each track contains 8 sectors, numbered 0-7. Each sector contains an address header and a data field that stores $256\left(400_{8}\right)$ 16-bit data words and a 16 -bit checkword. The data storage capacity is 2,048 words per track or 157,696 words per diskette.

Data is transferred to and from the subsystem via the data channel at a maximum rate of 15,625 words per second. From one to eight consecutive sectors in one track can be transferred in one operation.

## CONTROLLER REGISTERS

The disc drive controller contains four programaccessible registers: a 15 -bit memory address register, a 16 -bit status register, a 16 -bit combined command and track select register, and a combined disc address register and sector counter. The memory address register is self-incrementing and contains the address of the next location whose contents are to be transferred to or from the disc subsystem via the data channel. The status register contains four Seek Done flags, a Read/Write (R/W) Command Done flag, a Unit Ready flag, a Valid Status flag, and six error flags. The

Seek Done flags and the R/W Done flag ${ }^{\dagger}$ each initiate a program interrupt request when set to 1 . The combined command and track select register contains the last command issued to the subsystem and the number of the desired track on the selected unit. The combined disc address register and sector counter contains the number of the next sector to be read or written and the two's complement of the number of sectors remaining to be read or written. The disc address and the sector counter portions of this register self-increment immediately after a sector is read or written.

## INSTRUCTIONS

Six instructions program data channel transfers to and from the subsystem. Three of these instructions supply the controller with all the necessary information for any disc operation. The remaining instructions allow the program to determine, in detail, the current state of the subsystem.

The device flag commands control the disc controller's Busy and Done flags as follows:
$\mathbf{f}=\mathbf{S}$ Sets the Busy flag to 1 , the Done flag to 0 , the Address Error, End of Cylinder, Checkword Error, Data Late, and Unsafe flags to 0 , and initiates the operation specified by the contents of the command register.
f = C Sets the Busy flag, the Done flag, all Error flags, and all Seek Done flags to 0 and stops all data transfer operations; does not terminate a seek operation already in progress.
$\mathbf{f}=\mathbf{P}$ Sets the Done flag and all Error flags to 0 and initiates the operation specified by the contents of the command register.

NOTE - The $\mathbf{P}$ flag command does not affect the controller's Busy flag. If the Busy flag is 0 and the program starts an operation with the $\mathbf{P}$ command, the controller does not initiate a program interrupt request at the conclusion of the operation unless it is a seek or recalibrate. The controller initiates an interrupt at the end of all seek or recalibrate operations.

[^5][^6]
## Instruction Coding Conventions

In the descriptions that follow, certain coding conventions are used so the assembler can recognize the instruction and translate it correctly into machine language. See Appendix $E$ for these conventions.

## Specify Command And Track

DOA [f] $a c$, DKP


Loads bits $0-15$ of the specified AC into the controller's combined command and track select register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | Clear R/W Done | Sets the status register's DC Done flag to 0; sets the following error flags to 0 : Address Error, Checkword Error, End of Cylinder, and Unsafe. |
| 1-4 | Clear Seek <br> Done (0-3) | Sets the Seek Done flags to 0 on drives 0-3, respectively. |
| 5 | --- | Must be 0 . |
| 6-7 | Command | Specifies the command for the selected drive as follows: |
|  |  | 00 Read <br> 01 Write <br> 10 Seek <br> 11 Recalibrate |
| 8 | --- | Must be 0 . |
| 9-15 | Track | Specifies the desired track (0-1148) for a seek, read or write operation. |

## Specify Disc Address And Sector Count

DOC [f] ac, DKP

| 0 | 1 | 1 | A C | 1 | 1 | 0 | F | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified $A C$ into the controller's disc address register and sector counter. After the data transfer, sets the controller's Busy and Done flags according to the function specifed by $F$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Function |
| :---: | :---: | :--- |
| $0-1$ | Drive | Selects drive $0-3_{8}$ <br> 2 |
| Format | if 1, places controller in FORMAT mode. |  |
| $3-5$ | $\ldots-$ | Reserved for future use. <br> $6-8$ |
| $9-11$ | Sector | Must be 0. <br> Selects the starting sector (0-7) for the start <br> of a read or a write operation. |
| $12-15$ | -Sector <br> Count | Specifies the two's complement of the <br> number of sectors to be read or written in one <br> operation (maximum of $8_{10}$ ). |

Load Memory Address Register
DOB [f] ac, DKP


Loads Bits 1-15 of the specified AC into the controller's memory address register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| 0 | -- | Reserved for future use. <br> $1-15$ |
| Memory <br> Address | Location of the next word in memory to be <br> used for a data channel transfer. |  |

## Read Status

## DIA If] $a c$, DKP



Places the contents of the controller's status register in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The format of the specified accumulator is as follows:

| Bits | Name | Meaning When 1 |
| :---: | :---: | :---: |
| 0 | R/W Done | The subsystem has completed a read or a write operation. |
| 1-4 | $\begin{gathered} \text { Seek Done } \\ (0-3) \end{gathered}$ | Drive 0-3, respectively, has completed a seek or recalibrate operation. More than one of these bits can be set at any time. |
| 5 | Diskette | Must be 1. |
| 6 | Valid <br> Status | When the read status command was issued, the controller had control of the disc subsystem* |
| 7 | --- | Reserved for future use. |
| 8 | Unsafe | The selected drive is in an unsafe condition. The Unsafe flag can be reset with an S, C, P, or IORST command, but this action will not remove the drive's unsafe condition. Try to remedy the unsafe condition by powering down the drive, and then restarting it. |
| 9 | Unit Ready | The selected drive is not performing any head movements and is ready to carry out a command (read, write, seek, or recalibrate) |
| 10 | Seek <br> Error | The selected drive was not able to carry out the last seek or recalibrate operation issued. |
| 11 | End of Track | The last read or write operation attempted to continue beyond the last sector of a track. |
| 12 | Address Error | The address read from the address field at the beginning of a sector does not match the last address specified to the disc controlier. |
| 13 | Checkword Error | The checkword read from the disc at the end of a sector does not match the checkword calculated by the controller during the sector transfer. |
| 14 | Data Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the following bits in the status register is set to $1: 8,10,11,12,13$, or 14. |

* This bit is used in dual CPU - multiple drive environments. It allows the program to test the status of a drive unit without first issuing a dummy seek to guarantee its control of the shared subsystem. When 0, the bit indicates that the controller lost control of the subsystem before status was read and the word returned may be inaccurate. The programming considerations for dual CPU operation are discussed later in this section. (This bit was always 0 in early revision controllers.)


## Read Disc Address

## DIC [f] ac, DKP



Places the contents of the controller's disc address register and sector counter in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F. The format of the specified accumulator is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| $0-1$ | Drive | Number (0-3) of the selected drive. <br> 2 |
| Format | When 1, Indicates that the controller is in <br> FORMAT mode. <br> $3-5$ | --- |
| Reserved for future use." |  |  |
| $9-11$ | --- | Must be 0. <br> Sector |
| Number of the sector (0-7) immediately <br> following the last sector read or written. If a <br> read or write operation ends at the last sector <br> (7) of a surface, this field contains the value 0. <br> and bit 8 will contain 1. <br> Two's complement of the number of sectors <br> remaining to be read or written. |  |  |

*Bits 3-5 are the high-order bits for the head address field; they are ignored in all operations. If these bits are loaded with a value during a DOC instruction, that value will appear in the specified accumulator when a DIC instruction is issued. Upon End of Track Error, the contents of these bits is incremented by 1.

## Read Memory Address Register

DIB [f] ac, DKP

| 0 |  |  |  | 0 | 1 | 1 | F |  | 0 | 1 | 1 | 0 |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |  | 15 |

Places the contents of the controller's memory address register in bits $1-15$ of the specified AC; sets bit 0 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The format of the specified AC is shown below.

NOTE At the end of a write operation, the memory address register points to a memory location two greater than that of the most recent word written to disc.

| 桀㘶 | MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| Bits | Name | Contents |
| :---: | :---: | :--- |
| 0 | $\cdots$ | Reserved for future use. <br> 1-15 |
| Memory <br> Address | Location of the next word in memory to be <br> used for a data channel transfer. |  |

## PROGRAMMING

Programming data transfers to or from a 6030 series diskette unit proceeds in three phases (1) selecting the drive and sector; (2) positioning the heads over the correct track; and (3) initiating the read or write operation. After issuing commands in any phase, check the controller's status register for errors before proceeding to the next phase.

The description below of these three programming phases assumes operation without errors. (Error conditions are discussed later in the text.) It also assumes three restrictions in the configuration of the diskette subsystem: (1) that the subsystem contains a single disc drive; (2) that it connects to only one CPU and its controller in that CPU is configured accordingly; and (3) that the CPU is dedicated to it (i.e., the CPU's ION flag is set to 0 ). Certain additional considerations must be borne in mind when a subsystem contains more than one drive or when it operates in a dual-processor environment. (See end of section.)

The operations described below can easily be applied to interrupt-driven service routines.

## Phase I: Select the Drive, Sector, and Number of Sectors

Issue a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) to the controller with no device flag command. Use appropriate accumulator fields to select the drive $\left(0-3_{8}\right)$ the first sector $\left(0-7_{8}\right)$ to be read or written, and the two's complement of the number of sectors to be transferred in the operation. (The subsystem can transfer, at most, $8_{10}$ consecutive sectors in one operation.) Take care to ensure that the parameters specified in this initial selection do not exceed the capacity of the drive.

After selecting the drive unit, check its status to verify that it is ready to perform an operation. Issue a READ STATUS instruction (DIA) with no flag command, and then examine the Ready flag (bit 9) and the Diskette flag (bit 5). If the Ready flag is 1 and the Diskette flag is 1 , proceed to phase II. If the Ready flag is 0 , do NOT issue any commands to that drive unit.


## Phase II: Position the Heads

Move the heads to the desired track using a SPECIFY COMMAND AND TRACK instruction (DOA) plus a $p$ command. Use the appropriate accumulator bits to clear R/W Done and Seek Done on the selected drive and use the appropriate accumulator fields to specify both a cylinder address and the seek command.

The $\mathbf{P}$ flag command initiates the seek operation without affecting the controller's Busy flag. p, however. sets the Done flag to 0 .

While the drive is seeking, the Unit Ready and Seek Done flags for the selected drive are 0; at the conclusion of the seek operation, the controller sets the Seek Done flag for the selected drive to 1 in the subsystem status register.

After the specified drive completes the seek operation, issue a. READ STATUS instruction; check both the Unit Ready (bit 9) and the Error flags. If there are no errors, proceed to phase III.

## Phase III: Read or Write

A read operation transfers blocks of data from a sector on disc to the computer's memory via the data channel; a write operation transfers blocks of data from the computer's memory to a sector on disc via the data channel. A block is 25616 -bit words. One to eight blocks can be transferred in one read or write operation. Multiple block transfer operations read or write consecutive disc sectors from one disc track.

## Read

Specify the starting address of the area in memory to receive the data transfer, using a LOAD MEMORY ADDRESS REGISTER instruction (DOB). Use the appropriate accumulator field to specify the 15 -bit address of the memory location to receive the first word read from disc. The SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) issued during phase I specified the number of sectors to be read and the number of the starting sector.

Issue a read command using the SPECIFY COMMAND AND TRACK instruction (DOA) along with an s flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the read operation and a track address. (The track number must match that of the sector being read; it is used by the controller for address checking at the start of each 256 -word sector transfer in the read operation.)

The $\mathbf{s}$ flag command sets the Busy flag to 1 , and the Done flag to 0 and initiates the read operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check. The track address read from the sector address field must match that posted in the SPECIFY COMMAND AND TRACK instruction, and the sector number contained in the address field must match the one in the disc address register. If the address check is successful, the drive continues the operation, reads the sequential data bits from the sector, and calculates a 16-bit checkword from the serial data.

The controller builds 16 -bit words from the serial data and transfers them to the computer's memory via the data channel. Each time a word is transferred to memory, the controller automatically increments its memory address register by 1 .

After the drive reads the 256 words from the sector, the controller increments its sector counter by 1 . The

drive then reads the 16 -bit checkword at the end of the sector and the controller verifies that it matches the checkword calculated while data was read from dise.

If the controller's sector counter does not overflow at the trailing edge of the sector, the drive reads the next sector; the process repeats until either the sector counter overflows or the last sector of a track is read.

A read opeation continues until the sector counter indicates, by overflowing, that the specified number of sectors has been read. Upon completing the read operation, the controller sets its Busy flag to 0 and its Done flag to 1 , initiating a program interrupt request.

## Write

Specify the starting address of the area in memory to be transferred by using a LOAD MEMORY ADDRESS REGISTER instruction (DOB). Use the appropriate accumulator field to specify the 15 -bit address of the first word in memory that will be written to disc. The SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) issued during phase I specified the number of sectors to be written and the number of the starting sector.

Issue a write command using the SPECIFY COMMAND AND TRACK instruction (DOA) plus an $s$ flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the write operation and the track address. (The track number must match that of the track to be written; it is used by the controller for address checking at the start of each 256 -word sector transfer in the write operation.)

The $s$ flag command sets the Busy flag to 1 , and the Done flag to 0 and initiates the write operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check. The track address read from the sector address field must match that posted in the SPECIFY COMMAND AND TRACK instruction, and the sector number contained in the address field must match the one in the disc address register. If the address check is successful, the drive continues the operation and writes the sequential data bits to the sector.

The controller receives 16 -bit data words from the data channel and transfers them serially to the drive unit while continually recalculating a 16 -bit cyclic checkword from the serial data. Each time a word is transferred from memory, the controller automatically increments its memory address register by 1 .


After the drive writes the 256 words from the sector, the controller increments its sector counter by 1 and adds the checkword to the data written to disc.

If the controller's sector counter does not overflow at the trailing edge of a sector, the drive writes the next sector; the process repeats until either the sector counter overflows or the last sector on a track is written.

A write operation continues until the sector counter indicates, by overflowing, that the specified number of sectors has been written. Upon completing the write operation, the controller sets its Busy flag to 0 and its Done flag to 1 , initiating a program interrupt request.

## FORMATTING

All diskette data surfaces must be formatted before a Data General disc cartridge subsystem will properly function. The format delineates an address field and a data field in each sector of every track. The address field of a sector is a coded header that preceeds the data area of the sector and contains the sector's logical address. The purpose of the format is twofold: (1) it provides information for address checking by the subsystem (transparent to the programmer) before each data transfer; (2) it provides splice areas that separate the address field from the data field in a sector while giving read and write controls time to properly initialize and settle prior to a data transfer.

The format field contains a gap or splice area followed by twenty-four 16 -bit words. The first 22 words, all containing zeros, and a 23 rd word containing $000001_{8}$, form a synchronization field. The 24th word is the address word containing the track and sector numbers.

Another splice field follows the format field, and it is followed, in turn, by a synchronization field of all zeros, a single sync bit (1), the 256 -word data area, and its check word. Zeros fill the remainder of the sector.

If the status register repeatedly indicates an address error after many failures to read or write an area on the diskette, the area in question (possibly one sector, or several adjacent sectors) may need reformatting.

Typically, diskettes obtained from Data General are completely formatted before they are shipped; diskettes obtained elsewhere must be formatted by the customer.

Data General provides a stand-alone program that will format all the sectors of a diskette unit. The program can also format a single sector, several sectors, or one track of the drive. The formatter program is available on paper tape ( $D G C$ no. 095-000300), and its operation is described in a companion program listing ( $D G C$ no. 096-000300).

Whenever any sector is reformatted, all the data in that sector is lost. Formatting is done independently of and before initializing a disc for use with a Data General operating system.

## TIMING

The discs in the drive unit rotate at 360 rpm ; a complete revolution requires 166 ms . A register within the drive (transparent to the programmer) continually indicates to the controller the number of the sector presently passing under the heads. This feature allows the subsystem to carry out a read or write operation the first time the desired sector passes under the head.

The minimum sector access time is that required to read the address field at the start of a sector - 3 ms (when the head is loaded); the maximum access time is that needed for a full revolution plus the address field time -169 ms ; the average sector access time is 86 ms .

A sector passes under a head in 20.8 ms ; the data portion of that sector passes under the head in 16.4 ms . A data channel request occurs every two words, approximately 128 us (nominal). This corresponds to an average data transfer rate of $15,625 \mathrm{wps}$. The controller can buffer two words for the data channel, which provides a maximum allowable data channel latency of 128 us. If the data channel does not respond to a controller request within this time, both the Data Late flag and the Error flag are set to 1.

The time required to position the heads (seek time) depends on the number of tracks the heads must cross to reach the destination track; seek time is direction-independent. The head positioner moves one track in 10 ms and requires 10 ms settle time after reaching destination. Therefore, the minimum seek time (that for a single track seek) is 20 ms ; the maximum seek time is that needed to traverse all tracks 770 ms .

The recalibrate operation progresses at the same rate as a seek, but usually it is used to recover after an error condition occurs, when the exact location of the head may not be known. The program should allow the full stroke seek time ( 770 ms ) for a recalibration.

NOTE Issue no commands to the diskette controller for at least 50 us after the start of a seek or recalibrate operation.

## ERROR CONDITIONS

## During Initial Selection (Phase I)

Initial selection errors appear subsequent to recent diskette read and write operations, and are unrelated to commands issued in phases I or II.

## Absence of Valid Status

If a single processor is used, the entire disc subsystem remains dedicated to one controller. In this case, the Valid flag may be set to 0 if: (1) the controller has been improperly configured for use with a single processor; (2) the controller can only operate with a single processor and, hence, its Valid flag is always set to 0; (3) a hardware malfunction exists.

If dual processors are used, access to the disc subsystem is provided to one controller at a time, on a demand basis. (See subsection below on dual processor considerations.) In this case, a Valid flag set to 0 may mean that the status word returned is suspect (i.e., the controller did not have access to the subsystem while reading the status word.). To ensure accuracy of the status word, isue a seek command (to any track, any drive) wait at least 50 us , reselect the desired drive and reread the Valid flag. Repeat this process until the Valid flag reads 1.

## Unsafe Error

If the Unsafe flag is 1 , the Unit Ready flag is 0 . Issue an $\mathbf{S}, \mathbf{C}, \mathbf{P}$, or IORST to set the Unsafe flag in the controller to 0 ; however, this action will usually not remove the drive unit's unsafe condition. (Opening and closing the loading door on the diskette unit will usually do so.)

If a drive's unsafe condition persists after the Unsafe flag is set to 0 in the controller, the flag will not return to 1 again until either (1) another unsafe drive unit is selected or (2) the original unsafe unit is first deselected (SPECIFY ... another drive) and then reselected.

## During Head Positioning (Phase II)

If the program issues a SPECIFY COMMAND AND TRACK instruction (DOA) that initiates a seek operation to a non-existent track (i.e., greater than $114_{8}$ ), the seek operation immediately terminates, and both the Seek Error and the Seek Done flags are set to 1 ; then a program interrupt request is initiated. If any seek operation to a valid track number results in a Seek Error, perform a reasonable number of seek retries.

## Seek Retry

A seek retry is a recalibrate operation followed by another attempt to position the heads over the desired track. The recalibrate operation is a hardware recovery sequence that moves the heads of the selected drive over track 0 and resets the head positioning control in that drive.

To Perform a seek retry, recalibrate the drive using a SPECIIFY COMMAND AND TRACK instruction (DOA) plus a $\mathbf{P}$ flag command. Use the appropriate accumulator bits to clear both the Seek Done flag for the selected drive unit and the R/W Done flag; use the appropriate accumulator field to specify a recalibrate operation. The track address field is ignored in a recalibrate operation.

The $\mathbf{P}$ flag command sets the Done flag to 0 and initiates the operation without affecting the controller's Busy flag. While the drive is recalibrating, the Unit Ready and the Seek Done flags for the specified drive are 0 ; at the conclusion of the operation, the controller sets the Seek Done flag for the appropriate drive and initiates a program interrupt request.

At the conclusion of the recalibrate operation,increment a seek retry counter (see flowchart on initial selection and head positioning) and try again to position the heads over the desired track. If, after several attempts, the drive does not successfully position the heads over the desired track, that drive or the subsystem may be faulty.

## During Reading

If the program specifies a non-existent sector (i.e., greater than 7), the controller sets the contents of the sector register to zero and sets bit 7 in the disc address register to 1, indicating an End of Track Error.

## End of Track Erro,

An error can occur when the disc subsystem attempts to read past the last sector (7) in a track. If the read operation does not terminate (i.e., the sector counter does not overflow after reading sector 7), both the Error and the End of Track Error flags are set to 1, and the read operation terminates. The sector counter remains at its incremented value; the controller forces the sector address to 0 and increments the contents of the unused head address field (bits 3-5) of the controller's disc address register by 1 (See READ DISC ADDRESS instruction). The controller sets its Busy flag to 0 , and its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field preceding each sector on a diskette identifies its track and sector position. Before the controller reads data from a specified sector, it performs an address check. If the controller reads an address from the address field that does not match that in the disc address register, the controller sets both the Error and the Address flags to 1, and the read operation terminates immediately. The controller sets the Busy flag to 0 , and the Done flag to 1 and initiates a program interrupt request.

After an address error, the sector counter and the sector address register retain the values they had when the error occurred. That is, the sector address register retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to read in the operation.

Repeated address errors from the same sector(s) on diskette may indicate damage to the magnetic media; or those sector(s) may need reformatting (see subsection on formatting above).

## Checkword Error

Each time the subsystem writes data to disc, it appends a 16 -bit checkword to the 256 -word data block. While the controller reads the data from a sector, it continually computes a checkword from the data stream from disc and compares it to the checkword written at the end of the data block on the disc. If the checkwords differ, the controller sets both the Error and the Checkword flags to 1, and the read operation terminates at the end of the sector, even if there are more sectors to read. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt request. A Checkword error indicates that at least one data word read from the sector is erroneous.

After a Checkword error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unread after the error.

## Data Late Error

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1. Reading of the current sector continues, but at the end of that sector, the read
operation terminates. The sector counter and the sector address register increment normally. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that at least one word from the last sector read was not correctly transferred to memory.

After a Data Late error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unread after the error.

## During Writing

If the program specifies a non-existent sector (i.e., greater than 7), the controller sets the contents of the sector register to zero and increments the unused accumulator field (bits 6-7) in the disc address register, indicating an End of Track Error.

## End of Track Error

An error can occur when the disc subsystem attempts to write past the last sector on a track. If the write operation does not terminate (i.e., if the sector counter does not overflow) after reading sector 7, both the Error and the End of Track Error flags are set to 1, and the operation terminates. The sector counter remains at its incremented value, the controller forces the sector address to 0 and also increments the contents of an unused bit field (bits 6-7) of the controller's disc address register. See READ DISC ADDRESS (DIC) instruction. The controller sets its Busy flag to 0 and its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field preceeding each sector on the disc unit contains its track and sector position. Before the controller writes data to a specified sector, it performs an address check. If the controller reads an address from this field that does not match that in the disc address register, the controller sets both the Error and the Address Error flags to 1, and the write operation terminates immediately. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt request.

After an address error, the sector counter and the sector address register retain the values they had when the faulty sector came under the head. That is, the sector address register retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to write in the operation.

Repeated address errors from the same sector(s) on the diskette may indicate damage to the magnetic media; or those sector(s) may need reformatting (See subsection on formatting above).

## Data Late Error

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . Writing into the present sector continues, but at the end of that sector, the operation terminates. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that at least one word written into the last sector was not correctly transferred from memory.

After a Data Late error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unwritten after the error.

## MULTIPLE DRIVES

In a multiple-drive subsystem, any unit may initiate a seek or recalibrate operation while other units are performing head positioning commands. The subsystem can also overlap seek or recalibrate operations on several drives with a data transfer on a single drive - but all the commands to seek or recalibrate must precede the command to start reading or writing. Certain programming considerations must be borne in mind during each phase when performing multiple operations.

## Phase I Considerations

Issue the SPECIFY DISC ADDRESS AND SECTOR COUNT instruction if no disc unit in the subsystem is performing a read or write operation. Deselecting a drive engaged in a data transfer will immediately terminate that transfer.

If commands to the subsystem are to be overlapped, only the accumulator field specifying unit number is significant, and the other fields may be set to zero. (The unneeded fields may not, however, specify parameters that exceed the capacity of the unit.)

## Phase II Considerations

Initiate a head positioning operation on the unit selected in phase I, as described previously. Overlap it with a head positioning operation on a different unit as follows: branch immediately to phase I, specify and check status on the new unit, and then return to phase II to start the new operation. Repeat this sequence until all the overlapped positioning operations have been started.

Next, determine which drive is to perform the first data transfer. The decision may be dictated by priority. But when it is possible to initiate a transfer on the first available drive, to find it, keep examining the Seek Done flags by repeatedly issuing READ STATUS instructions.

After choosing a unit for the data transfer, issue a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) to reselect that unit and establish parameters for the transfer.

Check the selected unit's status by issuing a READ STATUS instruction (DIA). Check both the Unit Ready flag and the Error flag, If there are no errors, proceed to Phase III.

> NOTE If a seek error occurs perform one seek retry (described above); but, if possible, move on to initiate a transfer on another disc unit. Wait for a retry to finish only if the drive involved must perform the next data transfer.

## Phase III Considerations

Once a unit has been selected for a read or write operation at the end of phase II, begin the data transfer exactly as described earlier. Starting the read or write operation with an $S$ flag control does not affect the values of the Seek Done flags. Do not issue a SPECIFY DISC ADDRESS instruction (DOC) to the subsystem until both the Done flag and the R/W Done flag (in the status register) are set to 1.

It is safe to issue a READ STATUS instruction any time to determine whether any seek operations overlapped in phase II have been completed. This may be useful in choosing the next unit for a transfer and for preparing that transfer.

After the transfer, issue a READ STATUS instruction. Once status has been read, either check for errors in the present transfer or, if possible, save the status word, reselect units and start the next transfer before checking the present one for errors.

## DUAL PROCESSOR CONSIDERATIONS

The disc subsystem hardware imposes certain restrictions on the program when the subsystem operates in a dual processor (shared disc) environment. The dual access mechanism switches access to the entire subsystem from one controller to the other on a demand basis, in conjunction with timing and command protocols.

Each processor obtains subsystem control by issuing head positioning commands. Once established, this control may be maintained by issuing other head positioning commands prior to completion of a 3 -second subsystem timeout. Completion of a read or write immediately terminates subsystem control. The other processor must wait for service until the processor in control has completed its task.

The description and flowcharts below describe non-interrupt driven procedures for operating a single-drive subsystem in a shared-disc environment. These procedures focus on maintaining the integrity of the subsystem only at the hardware level. The concepts can be extended to support interrupt drivers for multiple-drive subsystems.

A separate protocol is needed to maintain data integrity within the file structure. A simple file protocol, for example, might assign a number of blocks to one processor for unrestricted use (including writing) while assigning the remaining blocks to the other processor. In general, the protocol is implemented by means of some communication link between processors to allow conflict arbitration. Data General's Real Time Disc Operating System (RDOS) uses the facilities of the model 4240 interprocessor bus for resolving conflicts in the dual CPU environment.

Program a shared disc subsystem in three phases: (1) select the disc unit and specify parameters for the transfer; (2) position the heads over the desired track and gain access to the subsystem; and (3) initiate the transfer.

## Phase I, Initial Selection

Set up the subsystem control as described previously in the subsection on programming, phase I. Do not read status.

## Phase II

Issue a SPECIFY COMMAND AND TRACK instruction (DOA) with a $P$ appended to it as described previously. Wait at least 50 microseconds after issuing the seek command and then issue a READ STATUS instruction (DIA). Verify that the Valid Status flag (bit 6 ) is 1 . The controller receives access to the subsystem for a maximum of 3 seconds after the Valid Status flag in its status register becomes 1 . Continue reading status until both the Seek Done flag and the Unit Ready flag are 1. If the Error flag is 0, proceed to phase III.

If the Error flag is 1, then the seek may be retried several times. Since the processor reasserts control of the subsystem for 3 seconds each time a seek or recalibrate command is issued, the programmer should limit the number of retry operations to avoid locking out the other processor.*

## Phase III

Initiate the data transfer as previously described. The processor unconditionally loses control of the subsystem at the end of a data transfer operation or 3 seconds after the last head positioning command, whichever comes first.

After a data transfer, the contents of the status register remain unchanged in the controller until the controller issues a SPECIFY DISC ADDRESS ... instruction (DOC) that alters the disc unit selection.

NOTE The Valid Status flag returned in the status register at the conclusion of a data transfer will always be 0. If the program has not issued an initial selection command or a device flag command ( $\mathbf{S}, \mathrm{C}, \mathrm{P}$ ), the contents of the status register remain valid.

If the data transfer is terminated by a timeout (3 seconds) restart the entire process beginning with phase I.

[^7]INITIAL SELECTION AND HEAD POSITIONING
(SHARED DISC)




## 4234 SERIES 10MB CARTRIDGE DISC SUBSYSTEM

## PROGRAMMING SUMMARY



## INTRODUCTION

This disc subsystem includes a maximum of four moving head disc drives plus one or two controllers. The drives may be 4234 series* disc cartridge units, or 6030 series diskette units, intermixed in any combination. The subsystem controller occupies a single slot of the computer chassis and directs the activities of the disc drives. Subsystems that include 4234 series disc units operate under the control of a single NOVA or ECLIPSE central processor.

This section discusses the programming protocols for driving 4234 series disc cartridge units in single processor environments. Similar protocols for the 6030 series units are presented later in this manual.

Each disc unit contains four program-accessible surfaces. Surfaces 0 and 1 are on a platter in a removable disc cartridge; surfaces 2 and 3 are on a platter permanently located in the lower half of the drive unit. There are 408 cylinders in each unit, numbered $0-627_{8}$. Each of the four tracks in a cylinder contains 12 sectors, numbered $0-13_{8}$. Each sector contains an address header and a data field that stores $256\left(400_{8}\right)$ 16-bit data words and a 16 -bit checkword. The data storage capacity is 3072 words per track or $5,013,504$ words per drive unit.

Data is transferred to and from the subsystem via the data channel at a maximum rate of 156,250 words per second. From 1 to 16 consecutive sectors in one cylinder (up to 4096 words) can be transferred in one operation.

## CONTROLLER REGISTERS

The disc drive controller contains four program accessible registers: a 15 -bit memory address register, a 16 -bit status register, a 16 -bit combined command and cylinder select register, and a combined disc address register and sector counter. The memory address register is self incrementing and contains the address of the next location whose contents are to be transferred to or from the disc subsystem via the data channel. The status register contains four Seek Done flags, a Read/Write (R/W) Command Done flag, a Unit

[^8]Ready flag, a Valid Status flag, and six Error flags. The Seek Done flags and the R/W Done flag ${ }^{\dagger}$ each initiate a program interrupt request when set to 1. The combined command and cylinder select register contains the last command issued to the subsystem and the number of the desired cylinder on the selected unit. The combined disc address register and sector counter contains the number of the next surface and sector to be read or written and the two's complement of the number of sectors remaining to be read or written. The disc address and the sector counter portions of this register self- increment immediately after a sector is read or written.

## INSTRUCTIONS

Six instructions program data channel transfers to and from the subsystem. Three of these instructions supply the controller with all the necessary information for any disc operation. The remaining instructions allow the program to determine, in detail, the current state of the subsystem.

The device flag commands control the disc controller's Busy and Done flags as follows:
$\mathrm{f}=\mathbf{s}$ Sets the Busy flag to 1 , the Done flag to 0 , the Address Error, End of Cylinder, Checkword Error, Data Late, and Unsafe flags to 0 , and initiates the operation specified by the contents of the command register.
$\mathrm{f}=\mathrm{C}$ Sets the Busy flag, the Done flag, all Error flags, and all Seek Done flags to 0 and stops all data transfer operations; does not terminate a seek operation already in progress.
$\mathbf{f}=\mathbf{P}$ Sets the Done flag and all Error flags to 0 and initiates the operation specified by the contents of the command register.

NOTE - The $\mathbf{P}$ flag command does not affect the controller's Busy flag. If the Busy flag is 0 and the program starts an operation with the $\mathbf{P}$ command, the controller does not initiate a program interrupt request at the conclusion of the operation unless it is a seek or recalibrate. The controller initiates an interrupt at the end of all seek or recalibrate operations.

## Instruction Coding Conventions

In the descriptions that follow, certain coding conventions are used so the assembler can recognize the instruction and translate it correctly into machine language. See Appendix $E$ for these conventions.

## Specify Disc Address And Sector Count <br> DOC (f) ac, DKP

| 0 | 1 | 1 | AC | 1 | 1 | 0 | F | 0 | 1 | 1 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified $A C$ into the controller's disc address register and sector counter. After the data transfer, sets the controller's Busy and Done flags according to the function specifed by $\mathbf{F}$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Function |
| :---: | :---: | :--- |
| $0-1$ | Drive | Selects drive $0-3_{8}$ |
| 2 | Format | If 1 , places controller in FORMAT mode. |
| $3-5$ | --- | $\begin{array}{l}\text { Reserved for future use. } \\ 6-7\end{array}$ Surface |
| Selects the surface (head) $0-3_{8}$ for the start of |  |  |
| a read or a write operation. |  |  |$\}$

## Specify Command And Cylinder

DOA [f] ac, DKP

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | $B$ | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified $A C$ into the controller's combined command and cylinder select register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | Clear R/W Done | Sets the status register's DC Done flag to 0 : sets the following error flags to 0 : Address Error, Checkword Error, End of Cylinder, and Unsafe. |
| 1-4 | Clear Seek <br> Done (0-3) | Sets the Seek Done flags to 0 on drives 0-3, respectively. |
| 5 | Cylinder MSB | Most significant bit of cylinder address. Together with bits 8-15, specifies the desired cylinder. |
| 6-7 | Command | Specifies the command for the selected drive as follows: <br> 00 Read <br> 01 Write <br> 10 Seek <br> 11 Recalibrate |
| 8-15 | Cylinder LSB | Least significant bits of cylinder address. Together with bit 5 , specifies the desired cylinder ( $0-627_{8}$ ) for a seek, read or write operation. |

## Load Memory Address Register

DOB [f] ac, DKP

| 0 | 1 | 1 | AC | 1 | 0 | 0 |  | F | 0 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Loads bits $1-15$ of the specified $A C$ into the controller's memory address register. After the data transfer, set the controller's Busy and Done flags acording to the function specified by $F$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:

|  | MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | $\dagger 7$ | 8 | 9 | 10 | 1 |  |  | 13 | 14 |  | 15 |


| Bits | Name | Contents |
| :---: | :---: | :---: |
| 0 | -- | Reserved for future use. |
| $1-15$ | Memory <br> Address | Location of the next word in memory to be <br> used for a data channel transfer. |

## Read Status

DIA [f] $a c$, DKP

| 0 | 1 | 1 | A C | 0 | 0 | 1 |  | F | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Places the contents of the controller's status register in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The format of the specified accumulator is as follows:


| Bits | Name | Meaning When 1 |
| :---: | :---: | :---: |
| 0 | R/W Done | The subsystem has completed a read or a write operation. |
| 1-4 | Seek Done (0-3) | Drive 0-3, respectively, has completed a seek or recalibrate operation. More than one of these bits can be set at any time. |
| 5 | Diskette | The selected unit is a 6030 series diskette. |
| 6 | --- | The selected unit is a diskette drive unit* |
| 7 | --- | Reserved for future use. |
| 8 | Unsafe | The selected drive is in an unsafe condition. The Unsafe flag can be reset with an S, C, P, or IORST command, but this action will not remove the drive's unsafe condition. Try to remedy the unsafe condition by powering down the drive, and then restarting it. |
| 9 | Unit Ready | The selected drive is not performing any head movements and is ready to carry out a command (read, write, seek, or recalibrate) |
| 10 | Seek <br> Error | The selected drive was not able to carry out the last seek or recalibrate operation issued. |
| 11 | End of Cylinder | The last read or write operation attempted to continue beyond the fourth surface in the disc drive unit |
| 12 | Address Error | The address read from the address field at the beginning of a sector does not match the last address specified to the disc controller |
| 13 | Checkword Error | The checkword read from the disc at the end of a sector does not match the checkword calculated by the controller during the sector transfer. |
| 14 | Data Late | The data channel failed to respond in time to a data channel request. |
| 15 | Error | One or more of the following bits in the status register is set to $1: 8,10,11,12,13$, or 14 . |

* Consult programming information on 6030-series subsystem in this manual.
** In some early revision controllers, this bit was always 0 .


## Read Disc Address

DIC $[f] \quad a c$, DKP


Places the contents of the controller's disc address register and sector counter in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $f$. The format of the specified accumulator is as follows:

| DRIVE |  | SURF | $\begin{aligned} & \text { SECTOR } \\ & -\frac{9}{9}+\frac{10}{11} \end{aligned}$ | - SECT CN T |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 3 |  |  |  |  |  |
| Bits | Name | Contents |  |  |  |  |
| 0-1 | Drive <br> Format | Number (0-3) of the selected drive |  |  |  |  |
| 2 |  | When 1, Indicates that the controller is in FORM AT mode |  |  |  |  |
| 3-5 | --. | Reserved for future use * |  |  |  |  |
| 6-7 | Surface | Surface number (0-3) of the selected head on the drive. |  |  |  |  |
| 8-11 | Sector | Number of the sector ( $0-13_{8}$ ) immediately following the last sector read or written. If a read or write operations ends at the last sector $\left(13_{8}\right)$ of a surface, this field contains the value 148 . |  |  |  |  |
| 12-15 | - Sector Count | Two's complement of the number of sectors remaining to be read or written. |  |  |  |  |
| *Bits 3-5 are the high-order bits for the head address field: they are ignored in all operations. If these bits are loaded with a value during a DOC instruction. that value will appear in the specified accumulator when a DIC instruction is issued. Upon End of Clilinder Error, the contents of these bits is incremented by 1. |  |  |  |  |  |  |

## Read Memory Address Register

DIB [f] ac, DKP

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Places the contents of the controller's memory address register in bits $1-15$ of the specified AC; sets bit 0 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The format of the specified AC is shown below.

NOTE At the end of a write operation, the memory address register points to a memory location two greater than that of the most recent word written to disc.


## PROGRAMMING

Programming data transfers to or from a model 4234 disc cartridge subsystem proceeds in three phases: (1) selecting the drive, surface and sector; (2) positioning the heads over the correct cylinder; and (3) initiating the read or write operation. After issuing commands in any phase, check the controller's status register for errors before proceeding to the next phase.

The description below of these three programming phases assumes operation without errors. (Error conditions are discussed later in the text.) It also assumes two restrictions in the configuration of the disc cartridge subsystem: (1) that the subsystem contains a single disc drive; (2) that the CPU is dedicated to it (i.e., the CPU's ION flag is set to 0 ). Certain additional considerations must be borne in mind when a subsystem contains more than one drive. (See end of section.)

The operations described below can easily be applied to interrupt-driven service routines.

## Phase I: Select the Drive, Surface, Sector and Number of Sectors

Issue a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) to the controller with no device flag command. Use appropriate accumulator fields to select the drive ( $0-3$ ), the surface ( $0-3$ ), the first sector to be read or written $\left(0-13_{8}\right)$, and the two's complement of the number of sectors to be transferred in the operation. (The subsystem can transfer, at most, $16_{10}$ consecutive sectors in one operation.) Take care to ensure that the parameters specified in this initial selection do not exceed the capacity of the drive.

After selecting the drive unit, check its status to verify that it is ready to perform an operation. Issue a READ STATUS instruction (DIA) with no flag command, and then examine the Ready flag (bit 9) and the Diskette flag (bit 5). If the Ready flag is 1 and the Diskette flag is 0 , proceed to phase II. If the Ready flag is 0 , do NOT issue any commands to that drive unit. If the the Diskette flag is 1 , follow instructions for 6030 diskette programming.


## Phase II: Position the Heads

Move the heads to the desired cylinder using a SPECIFY COMMAND AND CYLINDER instruction (DOA) plus a $\mathbf{P}$ command. Use the appropriate accumulator bits to clear R/W Done and Seek Done on the selected drive and use the appropriate accumulator fields to specify both a cylinder address and the seek command.

The $\mathbf{P}$ flag command initiates the seek operation without affecting the controller's Busy flag. P, however, sets the Done flag to 0 .

While the drive is seeking, the Unit Ready and Seek Done flags for the selected drive are 0 ; at the conclusion of the seek operation, the controller sets the Seek Done flag for the selected drive to 1 in the subsystem status register.

After the specified drive completes the seek operation, issue a READ STATUS instruction; check both the Unit Ready (bit 9) and the Error flags. If there are no errors, proceed to phase III.

## Phase III: Read or Write

A read operation transfers blocks of data from a sector on disc to the computer's memory via the data channel; a write operation transfers blocks of data from the computer's memory to a sector on dise via the data channel. A block is 25616 -bit words. One to 16 blocks can be transferred in one read or write operation. Multiple block transfer operations read or write consecutive disc sectors from one disc cylinder (the sector that follows sector $13_{8}$ on a surface is sector 0 on the next surface).

## Read

Specify the starting address of the area in memory to receive the data transfer, using a LOAD MEMORY ADDRESS REGISTER instruction (DOB). Use the appropriate accumulator field to specify the 15 -bit address of the memory location to receive the first word read from disc. The SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) issued during phase I specified the disc surface to be read, the number of sectors to be read and the number of the starting sector.

Issue a read command using the SPECIFY COMMAND AND CYLINDER instruction (DOA) along with an $s$ flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the read operation and a cylinder address. (The cylinder number must match that of the cylinder being read; it is used by the controller for address checking at the start of each 256 -word sector transfer in the read operation.)

The sflag command sets the Busy flag to 1 and sets the Done flag to 0 and initiates the read operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check. The cylinder address read from the sector address field must match that posted in the SPECIFY COMMAND AND CYLINDER instruction, and the sector and surface numbers contained in the address field must match those contained in the disc address register. If the address check is successful, the drive continues the operation, reads the sequential data bits from the sector, and calculates a 16 -bit checkword from the serial data.

The controller builds 16 -bit words from the serial data and transfers them to the computer's memory via the data channel. Each time a word is transferred to memory, the controller automatically increments its memory address register by 1 .

After the drive reads the 256 words from the sector, the controller increments its sector counter by 1 . The drive then reads the 16 -bit checkword at the end of

the sector and the controller verifies that it matches the checkword calculated while data was read from disc.

If the controller's sector counter does not overflow at the trailing edge of a sector, the drive reads the next sector; the process repeats until either the sector counter overflows or the last sector on a surface is read. When the last sector on surfaces $0-2$ is read, the controller automatically changes the surface and sector address in the disc address register to specify the first ( 0 ) sector on the next surface of the same cylinder, and the drive continues reading from that sector.

A read operation continues until the sector counter indicates, by overflowing, that the specified number of sectors has been read. Upon completing the read operation, the controller sets its Busy flag to 0 and its Done flag to 1 ,initiating a program interrupt request.

## Write

Specify the starting address of the area in memory to be transferred by using a LOAD MEMORY ADDRESS REGISTER instruction (DOB). Use the appropriate accumulator field to specify the 15 -bit address of the first word in memory that will be written to disc. The SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) issued during phase I specified the disc surface to be written, the number of sectors to be written and the number of the starting sector.

Issue a write command using the SPECIFY COMMAND AND CYLINDER instruction (DOA) plus an $\mathbf{S}$ flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the write operation and a cylinder address. (The cylinder number must match that of the cylinder to be written; it is used by the controller for address checking at the start of each 256 -word sector transfer in the write operation.)

The $\mathbf{S}$ flag command sets the Busy flag to 1 and the Done flag to 0 , and initiates the write operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check. The cylinder address read from the sector address field must match that posted in the SPECIFY COMMAND AND CYLINDER instruction, and the sector and surface numbers contained in the address field must match those contained in the disc address register. If the address check is successful, the drive continues the operation and writes the sequential data bits to the sector.

The controller receives 16 -bit data words from the data channel and transfers them serially to the drive unit while continually recalculating a 16 -bit cyclic checkword from the serial data. Each time a word is transferred from memory, the controller automatically increments its memory address register by 1 .


After the drive writes the 256 words from the sector, the controller increments its sector counter by 1 and adds the checkword to the data written to disc.

If the controller's sector counter does not overflow at the trailing edge of a sector, the drive writes the next sector; the process repeats until either the sector counter overflows or the last sector on a surface is written. When the last sector on surfaces 0,1 or 2 is written, the controller automatically changes the surface and sector address in the disc address register to specify the first (0) sector on the next surface of the same cylinder, and the drive continues writing on that sector.

A write operation continues until the sector counter indicates, by overflowing, that the specified number of sectors has been written. Upon completing the write operation, the controller sets its Busy flag to 0 and its Done flag to 1 , initiating a program interrupt request.

## FORMATTING

All disc data surfaces must be formatted before a Data General disc cartridge subsystem will properly function. The format delineates an address field and a data field in each sector of every track of a surface. The address field of a sector is a coded header that precedes the data area of the sector and contains the sector's logical address. The purpose of the format is twofold: (1) it provides information for address checking by the subsystem (transparent to the programmer) before each data transfer; (2) it provides splice areas that separate the address field from the data field in a sector while giving read and write controls time to properly initialize and settle prior to a data transfer.

The format field contains a gap or splice area followed by twenty-four 16 -bit words. The first 22 words, all containing zeros, and a 23 rd word containing $000001_{8}$, form a synchronization field. The 24th word is the address word containing the cylinder, sector and surface numbers.

Another splice field follows the format field, and it is followed, in turn, by a synchronization field of all zeros, a single sync bit (1), the 256 -word data area, and its check word. Zeros fill the remainder of the sector.

If the status register repeatedly indicates an address error after many failures to read or write an area on the disc, the area in question (possibly one sector, or several adjacent sectors on one surface) may need reformatting.

Typically, disc cartridges obtained from Data General are completely formatted before they are shipped; cartridges obtained elsewhere must be formatted by the customer. Should the fixed platter in a disc unit be removed or replaced, it, too, requires reformatting.

Data General provides a stand-alone program that will format all the sectors and surfaces of a disc unit. The program can also format a single sector, several sectors, or one cylinder of the drive. The formatter program is available on paper tape (DGC No. $095-000300$ ), and its operation is described in a companion program listing (DGC No. 096-000300).

Whenever any sector is reformatted, all the data in that sector is lost. Formatting is done independently of and before initializing a disc for use with a Data General operating system.

## TIMING

The discs in the drive unit rotate at 2400 rpm ; a complete revolution requires 25 ms . A register within the drive (transparent to the programmer) continually indicates to the controller the number of the sector presently passing under the heads. This feature allows the subsystem to carry out a read or write operation the first time the desired sector passes under the head.

The minimum sector access time is that required to read the address field at the start of a sector - 300us; the maximum access time is that needed for a full revolution plus the address field time -25.3 ms ; the average sector access time is 12.7 ms .

A sector passes under a head in 2.08 ms ; the data portion of that sector passes under the head in 1.638 ms . A data channel request occurs every two words, approximately 12.8 us (nominal). This corresponds to an average data transfer rate of $156,250 \mathrm{wps}$. The controller can buffer two words for the data channel, which provides a maximum allowable data channel latency of 12.8 us. If the data channel does not respond to a controller request within this time, both the Data Late flag and the Error flag are set to 1 .

The time required to position the heads (seek time) depends on the number of cylinders the heads must cross to reach the destination cylinder, seek time is direction-independent. The minimum seek time is that for a single cylinder seek - 8 ms ; the maximum seek time is that needed to traverse all cylinders 70 ms .

The recalibrate operation moves the heads back to cylinder 0; but it progresses more slowly than a seek to protect the head moving mechanism and to reset its controls in an orderly manner. The maximum recalibrate time is approximately 200 ms .

NOTE Issue no commands to the disc controller for at least 50 us after the start of a seek or recalibrate operation.

## ERROR CONDITIONS

## During Initial Selection (Phase I)

Initial selection errors appear subsequently to recent disc read and write operations and are unrelated to commands issued in phases I or II.

## Unsafe Error

If the Unsafe flag is 1 , the Unit Ready flag is 0 . Issue an $\mathbf{S}, \mathbf{C}, \mathbf{P}$, or IORST to set the Unsafe flag in the controller to 0 ; however, this action will usually not remove the drive unit's unsafe condition. (Momentarily toggling the LOAD/RUN switch on the drive control panel to LOAD and then back to RUN, or powering down the drive and then restarting it will usually clear the unsafe condition.)

If a drive's unsafe condition persists after the Unsafe flag is set to 0 in the controller, the flag will not return to 1 again until either (1) another unsafe drive unit is selected or (2) the original unsafe unit is first deselected (SPECIFY ... another drive) and then reselected.

## During Head Positioning (Phase II)

If the program issues a SPECIFY COMMAND AND CYLINDER instruction (DOA) that initiates a seek operation to a non-existent cylinder (i.e., greater than $627_{8}$ ), the seek operation immediately terminates, and both the Seek Error and the Seek Done flag are set to 1 ; then a program interrupt request is initiated. If any seek operation to a valid cylinder number results in a Seek Error, perform a reasonable number of seek retries.

## Seek Retry

A seek retry is a recalibrate operation followed by another attempt to position the heads over the desired cylinder. The recalibrate operation is a hardware recovery sequence that moves the heads of the selected drive over cylinder 0 and resets the head positioning control in that drive.

To perform a seek retry, recalibrate the drive using a SPECIFY COMMAND AND CYLINDER instruction (DOA) plus a $P$ flag command. Use the appropriate accumulator bits to clear both the Seek Done flag for the selected drive unit and the R/W Done flag; use the appropriate accumulator field to specify a recalibrate operation. The cylinder address field is ignored in a recalibrate operation.

The $P$ flag command sets the Done flag to 0 and initiates the operation without affecting the controller's Busy flag. While the drive is recalibrating, the Unit Ready and the Seek Done flags for the specified drive are 0 ; at the conclusion of the operation, the controller sets the Seek Done flag for the appropriate drive, and initiates a program interrupt request.

At the conclusion of the recalibrate operation, increment a seek retry counter (see flowchart on initial selection and head positioning) and try again to position the heads over the desired cylinder. If, after several attempts, the drive does not successfully position the heads over the desired cylinder, that drive or the subsystem may be faulty.

## During Reading

If the program specifies a non-existent sector (i.e., greater than $13_{8}$ ), the controller sets the contents of the sector register to zero and increments the surface by 1. If, after incrementing, the resulting surface address is 1,2 or 3 , the read operation begins at the first sector of that surface. If the resulting surface address is 4 (a non existant surface), an End of Cylinder Error occurs.

## End of Cylinder Error

An error can occur when the disc subsystem attempts to read past the last sector on surface 3. If the read operation does not terminate (i.e. the sector counter does not overflow after reading sector $13_{8}$ on that surface), both the Error and the End of Cylinder Error flags are set to 1 , and the read operation terminates. The sector counter remains at its incremented value, the controller forces both the sector and the surface addresses to 0 and also increments by 1 the unused head address field (bits $3-5$ ) of the controller's disc address register. (See READ DISC ADDRESS instruction.) The controller sets its Busy flag to 0 , its Done Flag to 1 and initiates a program interrupt request.

## Address Error

An address field preceding each sector on the drive identifies its surface, cylinder and sector position. Before the controller reads data from a specified sector, it performs an address check. If the controller reads an address from the address field that does not match that in the disc address register, the controller sets both the Error and the Address flags to 1, and the read operation terminates immediately. The controller sets the Busy flag to 0 , the Done flag to 1 , and initiates a program interrupt request.

After an address error, the sector counter and the sector address register retain the values they had when the error occurred. That is, the sector address register retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to read in the operation.

Repeated address errors from the same sector(s) on the disc cartridge may indicate damage to the magnetic media; or those sector(s) may need reformatting. (See subsection on formatting, above.)

## Checkword Error

Each time the subsystem writes data to disc, it appends a 16 -bit checkword to the 256 -word data block. While the controller reads the data from a sector, it continually computes a checkword from the data stream from disc and compares it to the checkword written at the end of the data block on the disc. If the checkwords differ, the controller sets both the Error and the Checkword flags to 1, and the read operation terminates at the end of the sector, even if there are more sectors to read. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt request. A Checkword error indicates that at least one data word read from the sector is erroneous.

After a checkword error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's
complement of the number of sectors, not including the faulty sector, that remain unread after the error.

## Data Late Error

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . Reading of the current sector continues, but at the end of that sector, the read operation terminates. (The sector counter and the sector address register increment normally.) The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that at least one word from the last sector read was not correctly transferred to memory.

After a Data Late error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unread after the error.

## During Writing

If the program specifies a non-existent sector (i.e., greater than $13_{8}$ ), the controller sets the contents of the sector register to zero and increments the surface by 1. If, after incrementing, the resulting surface address is 1,2 or 3 , the write operation begins at the first sector of that surface. Otherwise, an End of Cylinder Error occurs.

## End of Cylinder Error

An error can occur when the disc subsystem attempts to write past the last sector on surface 3 . If the write operation does not terminate (i.e., if the sector counter does not overflow) after writing sector $13_{8}$ on that surface, both the Error and the End of Cylinder Error flags are set to 1, and the operation terminates. The sector counter remains at its incremented value, the controller forces both the sector and the surface addresses to 0 and also increments by 1 the unused head address field (bits 3-5) of the controller's disc address register. (See READ DISC ADDRESS instruction.) The controller sets its Busy flag to 0 and its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field preceding each sector on the disc unit contains its surface, cylinder and sector position. Before the controller writes data to a specified sector, it performs an address check. If the controller reads an address from this field that does not match that in the disc address register, the controller sets both the Error and the Address Error flags to 1, and the write operation terminates immediately. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt request.

After an address error, the sector counter and the sector address register retain the values they had when the faulty sector came under the head. That is, the sector address register retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to write in the operation.

Repeated address errors from the same sector(s) on the disc cartridge may indicate damage to the magnetic media; or those sector(s) may need reformatting. (See subsection on formatting, above.)

## Data Late Error

If the data channel does not respond in time to a data channel request, both the Error and the Data Late flags are set to 1 . Writing into the current sector continues, but at the end of that sector, the operation terminates. The controller sets the Busy flag to 0 and the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that at least one word written into the last sector was not correctly transferred from memory.

After a Data Late error, the sector address register points to the sector following that in which the error occurred. The sector counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unwritten after the error.

## MULTIPLE DRIVES

In a multiple drive subsystem, any unit may initiate a seek or recalibrate operation while other units are executing head positioning commands. The subsystem can also overlap seek or recalibrate operations on several drives with a data transfer on a single drive but all the commands to seek or recalibrate must precede the command to start reading or writing. Certain programming considerations must be borne in mind during each phase when performing multiple operations.

## Phase I Considerations

Issue the SPECIFY DISC ADDRESS AND SECTOR COUNT instruction if no disc unit in the subsystem is performing a read or write operation. Deselecting a drive engaged in a data transfer will immediately terminate that transfer.

If commands to the subsystem are to be overlapped, only the accumulator field specifying unit number is significant, and the other fields may be set to zero. (The unneeded fields may not, however, specify parameters that exceed the capacity of the unit.)

## Phase II Considerations

Initiate a head positioning operation on the unit selected in phase I, as described previously. Overlap it with a head positioning operation on a different unit as follows: branch immediately to phase I, specify and check status on the new unit, and then return to phase II to start the new operation. Repeat this sequence until all the overlapped positioning operations have been started.

Next, determine which drive is to perform the first data transfer. The decision may be dictated by priority. But when it is possible to initiate a transfer on the first available drive, to find it, keep examining the Seek Done flags by repeatedly issuing READ STATUS instructions.

After choosing a unit for the data transfer, issue a SPECIFY DISC ADDRESS AND SECTOR COUNT instruction (DOC) to reselect that unit and establish parameters for the transfer.

Check the selected unit's status by issuing a READ STATUS instruction (DIA). Check both the Unit Ready flag and the Error flag, If there are no errors, proceed to phase III.

NOTE If a seek error occurs, perform one seek retry (described above); but, if possible, move on to initiate a transfer on another disc unit. Wait for a retry to finish only if the drive involved must perform the next data transfer.

## Phase III Considerations

Once a unit has been selected for a read or write operation at the end of phase II, begin the data transfer exactly as described earlier. Starting the read or write operation with an $\mathbf{S}$ flag control does not affect the values of the Seek Done flags. Do not issue a SPECIFY DISC ADDRESS instruction (DOC) to the subsystem until both the Done flag and the R/W Done flag (in the status register) are set to 1.

It is safe to issue a READ STATUS instruction any time to determine whether any seek operations overlapped in phase II have been completed. This may be useful in choosing the next unit for a transfer and for preparing that transfer.

After the transfer, issue a READ STATUS instruction. Once status has been read, either check for errors in the present transfer or, if possible, save the status word, reselect units and start the next transfer before checking the present one for errors.

# 6060 SERIES <br> DG/DISC STORAGE SUBSYSTEM 

## PROGRAMMING SUMMARY

| Mnemonic | DSKP |
| :--- | ---: |
| Device code | 27 (Alt. 67 ) |
| Priority mask bit | 7 |
| Surfaces/unit | 19 |
| $6060 / 6061$ | 5 |
| 6067 |  |
| Tracks/surface | 411 |
| 6060 | 815 |
| $6061 / 6067$ | 24 |
| Sectors/track | 512 |
| Bytes/sector |  |
| Capacity/drive |  |
| 6060 | $95,956,992$ bytes |
| 6061 | $190,279,680$ bytes |
| 6067 | $50,073,600$ bytes |


| Transfer rate | 806,400 bytes $/ \mathrm{sec}$ |
| :--- | ---: |
| Dch latency | $20 \mu \mathrm{~s}$ |
| BMC latency | $20 / 40 \mu \mathrm{~s}$ |
| Extended addressing and map control |  |
| NOVA 3 A/B map select |  |
| NOVA 364 K addressing |  |
| BMC 21 bit physical or logical |  |
| (mapped) addressing |  |
| Seek time |  |
| $\quad$ Min/Avg/Max |  |
| Sector access time | $6 \mathrm{~ms} / 35 \mathrm{~ms} / 60 \mathrm{~ms}$ |
| Avg/Max | $8.3 \mathrm{~ms} / 16.7 \mathrm{~ms}$ |

## ACCUMULATOR FORMATS

SPECIFY COMMAND, DRIVE AND EXTEND ADDRS
(DOA)


SPECIFY CYLINDER
Context: The previous DOA specifled a seek operation.


SPECIFY SURFACE, SECTOR AND COUNT (DOC)
Context: The previous DOA did not specify a seek operation.


## READ MEMORY ADDRESS

Context: Alternate instruction mode 1
(DIA)


## S, C AND P FUNCTIONS

| $f=\mathbf{S}$ | Sets the Busy flag to 1 : sets the Done flag to 0 Starts <br> the following operations: READ, WRITE, FORMAT, |
| :--- | :--- |
|  | READ BUFFERS. and VERIFY. |

$f=\mathbf{P}$ Starts the following operations: SEEK, RECALIBRATE, OFFSET, STOP, WRITE DISABLE, RELEASE, and TRESPASS (Does not affect the Busy flag or Done flag.)

## INTRODUCTION

This disc subsystem includes a maximum of four moving head disc drives plus an adapter and controller. (Dual processsor access may be configured by adding a controller in the second processor.) The drives are free-standing and the subsystem may contain any mix of 6060,6061 , or 6067 dise storage units. The adapter is rack mounted and occupies seven inches of panel space. The controller occupies two slots in the computer chassis and directs the activities of the subsystem through the common adapter.

The disc storage units have the following characteristics:

| Surfaces |  |
| :--- | ---: |
| $6060 / 6061$ | $19\left(0-28_{8}\right)$ |
| 6067 | $5\left(0-4{ }_{8}\right)$ |
| Cylinders | $411\left(0-632_{8}\right)$ |
| 6060 | $815\left(0-1456_{8}\right)$ |
| $6061 / 6067$ | $24\left(0-27_{8}\right)$ |
| Sectors |  |
| Capacity | 12,288 |
| Bytes/track |  |
| Bytes/cylinder | 233,472 |
| $6060 / 6061$ | 61,440 |
| 6067 |  |
| Bytes/drive | $95,956,992$ |
| 6060 | $190,279,680$ |
| 6061 | $50,073,600$ |

Each sector contains a 3 -byte address header, a 512-byte data field and a 4-byte checkword.

Data in each sector is transferred two bytes (one 16-bit computer word) at a time via the data channel or the burst multiplexor channel at an average rate of 403,400 words per second. From one to thirty two consecutive sectors ( 512 to 16,384 bytes) in one cylinder may be transferred in one operation. The data channel controller contains a 16 -bit address register and supports extended data channel addressing on NOVA 3 computers. A first in first out (FIFO) buffers up to 8 words to improve immunity to data late conditions. The burst multiplexor channel controller contains a 21-bit address register that specifies either physical or mapped addresses. Dual FIFO's buffer up to 16 words each to improve immunity to data late conditions.

Data integrity is enhanced by a powerful error detecting and correcting mechanism which detects and helps correct most transcription errors. In addition, a bad sector flag is provided to prevent data transfers on sectors known to be faulty. Sectors are tested during a format operation and the bad sector bit is set in each sector which will not support error free data. Finally, two positioner offset commands may eliminate data errors caused by head misalignment, and a special verify command may be used to perform a read after write check.

Two independent channels connect the controller(s) to the selected drive(s); one transfers drive commands and the other transfers data. This feature supports overlapped seeks and data transfers in multi-drive subsystems to improve database access time. Each channel can store a command and issue it when the selected drive becomes available. Drive operations may be initiated as quickly as the subsystem will accept them. (A busy drive does not prevent the command channel from transferring a new command to another drive.) Program interrupt requests are initiated when command execution is completed. Drive attention program interrupts are blocked when a data transfer is pending or in progress, to provide a single interrupt on a seek/transfer string.

In a dual processor environment, the adapter multiplexes access by two processors to a common set of drives via both the command and read/write channels. Processors may partition access to the drives by reserving selected drives for their own exclusive use. A processor may trespass on the partition in an emergency to capture a drive reserved by the other processor.

## CONTROLLER REGISTERS

The controller contains a read/write Busy flag, and eight program accessible registers:

## Register name

| Command and drive address | 6 |
| :--- | :--- |
| Memory address | 16 |
| Extended memory address | 5 |
| Cylinder address | 10 |
| Surface, sector and count | 15 |
| Error correction checkword | 32 |
| Drive status | 15 |
| Read/write status | 16 |

The memory address register is self-incrementing and contains the address of the next memory location for data channel or burst multiplexor channel data transfer. The sector address and sector count registers increment halfway through a sector data transfer, and the surface address register increments following a data transfer on sector $23\left(27_{8}\right.$.)

The status registers contain four drive attention flags, a read/write Done flag, a command channel busy flag, a valid status flag, 6 drive status flags and 18 error flags. The read/write Done flag ( which is the same as the device Done flag) initiates a program interrupt request when it becomes 1. A drive attention flag initiates a program interrupt request when it becomes 1 if the read/write Busy flag (which is the same as the device busy flag) is 0 (indicating that a read/write operation is pending or in progress.)

## INSTRUCTIONS

Eleven instructions program data channel data transfers to and from the subsystem. The four data out instructions supply the controller with all the necessary information for any disc operation. The remaining instructions allow the program to determine, in detail, the state of the subsystem.

The device flag commands operate on the controller as follows:
$\mathbf{f}=\mathbf{S}$ Sets the Busy flag to 1 ; sets the Done flag to 0 . Initializes the read/write channel (terminates any read/write operation in progress); clears all read/write error flags; clears trespassed flag. Disables drive attention interrupts. Starts read/write timeout. Transfers stored instruction from command channel to read/write channel and starts read/write operation (read, write, format, verify, or read buffers).
$f=C$ Sets the Busy and Done flags to 0 . Initializes read/write channel (terminates any read/write operation in progress); clears all read/write error flags; clears trespassed flag and drive attention flags; does not terminate any drive operation currently in progress.
$\mathbf{f}=\mathbf{P}$ Starts the drive operation (seek, recalibrate, offset, stop, write disable, release, or trespass); does not affect the Busy flag or Done flag.

IORST Performs all operations listed under $f=C$ and initiates a recalibrate operation on the lowest numbered ready drive if it is not reserved by the other processor. Clears the sector and surface address. Stored command defaults to READ.

NOTE Some of the following instructions can be executed properly only in a specific context. When this is so, the required context is indicated.

## SPECIFY COMMAND, DRIVE AND EXTEND. ADDRS.

DOA [f] ac, DSKP

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 |  | $F$ | 0 | 1 | $O$ | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 1 | 1 |  |  |  |  |  |  |  |

Loads bits $5-8$ of the specified accumulator into the controller's command register, loads bits $9-10$ of the specified accumulator into the controller's drive select register, and loads bits $10-15$ of the specified accumulator into the extended memory address register (where applicable). Clears the done/attention flags selected by bits $0-4$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $\mathbf{F}$. The contents of the specified accumulator remain unchanged; its format is as follows:


| Bits | Name | Function |
| :---: | :---: | :---: |
| 0 | Clear R/W Done | Clears the status register's read/write Done flag. Clears all the read/write error flags except read/write timeout. |
| 1-4 | Clear <br> Atten (0-3) | Clears the drive attention flags for drives 0-3 respectively. |
| 5-8 | Command | Specifies the command to be transmitted to the selected drive on the command or read/write channel as follows <br> 0000 Read <br> 0001 Recalibrate <br> 0010 Seek <br> 0011 Stop drive <br> 0100 Offset forward <br> 0101 Offset reverse <br> 0110 Write disable <br> 0111 Release <br> 1000 Trespass <br> 1001 Set alternate mode 1 <br> 1010 Set alternate mode 2 <br> 1011 No operation <br> 1100 Verify <br> 1101 Read buffers <br> 1110 Write <br> 1111 Format |
| 9,10 | Drive | Specifies the drive (0-3) to be selected on the command or read/write channel |
| 11-15 | Extended Memory Address | Specifies the MSB's of the extended memory address (BMC only) |

## SPECIFY CYLINDER DOC [f] $a c$, DSKP

Context: The previous DOA specified a seek operation.

| 0 | 1 | 1 | AC | 1 | 1 | 0 | F |  | 0 | 1 | 0 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | ${ }_{3}{ }_{4}$ | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Loads bits 6-15 of the specified accumulator into the controller's cylinder address register. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The contents of the specified accumulator remain unchanged; its format is as follows:


## SPECIFY SURFACE, SECTOR AND COUNT DOC Ifl ac, DSKP

Context: The previous DOA did not specify a seek operation.


Loads bit 0 of the specified accumulator into the BMC map enable register, loads bits $1-5$ of the specified accumulator into the controller's surface address register, loads bits $6-10$ of the specified accumulator into the controller's sector address register, and loads bits 11-15 of the specified accumulator into the controller's sector count register. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The contents of the specified accumulator remain unchanged; its format is as follows:


| Bits | Name | Function |
| :---: | :---: | :--- |
| 0 | MAP | When 1, specifies BMC address mapping <br> $1-5$ |
| Surface | Selects the starting surface (head) $\left(0-22_{8}\right.$ for <br> $6060 / 6061,0-4$ for 6067$)$ for a read, write, <br> format or verify operation. <br> $6-10$ Sector | Selects the starting sector (0-27 $)_{8}$ ) for a read, <br> write, format or verify operation. |
| $11-15$ | -Sector <br> count | Specifies the two's complement of the <br> number of sectors to be transferred in one <br> operation (maximum of $\left.40_{8}.\right)$ |

# Read SURFACE, SECTOR AND COUNT <br> DIC If] ac, DSKP 

|  |  | 1 | A |  | 1 | 0 | 1 |  | F | 0 | 1 | 0 | 1 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 15 |  |

Places the contents of the controller's MAP enable register in bit 0 of the specified accumulator, places the contents of the controller's surface address register in bits 1-5 of the specified accumulator, places the contents of the controller's sector address register in bits 6-10 of the specified accumulator, and places the contents of the controller's sector count register in bits 11-15 of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:

| MAP | SURFACE ADDRESS |  |  |  |  | SECTOR ADDRESS |  |  |  |  | -SECTOR COUNT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 13 | 12 | 13 | 14 | 15 |


| Bits | Name | Meaning when 1 |
| :---: | :---: | :--- |
| 0 | MAP | Indicates that mapped BMC transfers are <br> enabled. |
| $1-5$ | Surface | Indicates the current surface $(0-2288$ for <br> $6060 / 6061$ or 0-4 for 6067 ) for a read, write. <br> format or verify operation |
| $6-10$ | Sector | Indicates the sector (0-278) immediately <br> following the last which was transferred. |
| $11-15$ | -Sector <br> count | Indicates the two's complement of the number <br> of sectors remaining to be transferred. |

## SPECIFY MEMORY ADDRESS

DOB [f] ac, DSKP

| $0{ }_{0}{ }^{1} 11$ | AC |  | 0 | 0 |  |  | 0 | 1 | 0 | 1 | , |  | , |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Loads bit 0 of the specified accumulator into the least significant bit (lsb) of the controller's extended memory address register, and loads bits 1-15 of the specified accumulator into the controller's memory address register. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The contents of the specified accumulator remain unchanged; its format is as follows:


| Bits | Name | Function |
| :---: | :---: | :--- |
| 0 | Extended <br> memory <br> address | Specifies the Isb of the extended memory <br> address or the NOVA 3 data channel map <br> selection. |
| $1-15$ | Memory <br> address | Specifies the starting address for data channel <br> or BMC transfers |

## READ MEMORY ADDRESS

DIA If] $a c$, DSKP

Context: Alternate instruction mode 1

| 0 | 1 | 1 | AC | 0 | 0 | 1 |  | $F$ | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the lsb of the controller's extended memory address register in bit 0 of the specified accumulator, and places the contents of the controller's memory address register in bits 1-15 of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:

| $\begin{array}{\|l\|} \hline \text { EMA } \\ \text { LSB } \end{array}$ | MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| Bits | Name | Meaning when 1 |
| :---: | :---: | :---: |
| 0 | Extended <br> memory <br> address | Indicates the lsb of the extended memory <br> address or the NOVA 3 map selection. |
| $1-15$ | Memory <br> address | Indicates the location of the next word in <br> memory for a data channel or BMC transfer. |

## READ EXTENDED MEMORY ADDRESS

DIB [f] ac, DSKP

Context: Alternate instruction mode 1

| 0 | 1 | 1 | $A C$ | 0 | 1 | 1 | $F$ | 0 | 1 | 0 | 1 | 1 | 1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Places the BMC identifier flag in bit 0 of the specified accumulator and places the contents of the MSB's of the controllers extended memory address register in bits 11-15 of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the accumulator is as follows:


| Bits | Name | Meaning when 1 |
| :---: | :---: | :--- |
| 0 | $\ldots$ | Identifies a BMC controller |
| $1-10$ | $\cdots$ | Reserved for future use |
| $11-15$ | Extended <br> memory <br> address | Indicates the extended memory address for <br> the next BMC transfer. |

## READ DRIVE STATUS

## DIB [f] ac, DSKP

| 0 | 1 | 1 | $A C$ | $O$ | 1 | 1 |  | $F$ | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the drive status flags for the drive selected by the previous DOA in bits $0-6$ and $8-15$ of the specified accumulator; sets bit 7 to 0 . After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:


| Bits | Name | Meaning when 1 |
| :---: | :---: | :---: |
| 0 | Invalid status | The command channel is busy and bits 5-6 and $8-15$ should be ignored |
| 1 | Reserved | The drive is reserved by the other processor |
| 2 | Trespassed | One of the drives was trespassed upon by the other processor |
| 3 | Ready | The drive is ready to accept commands |
| 4 | Busy | The drive is busy executing a position command, or reporting an aborted seek or a trespass by the other processor |
| 5 | Offset | The positioner is offset forward or reverse |
| 6 | Write disable | The write circuits are disabled |
| 7 | --- | Reserved for future use rather Hean 24 |
| 8 | Invlid address | The surface or cylinder capacity of the drive was exceeded. |
| 9 | lllegal command | The drive received an illegal read/write or position command |
| 10 | Power fault | The power supply malfunctioned |
| 11 | Pack unsafe | A condition occurred which imperiled the heads and pack. |
| 12 | Positioner fault | The head positioner malfunctioned |
| 13 | Clock fault | The servo clock malfunctioned |
| 14 | Write fault | The write or head select circuits malfunctioned |
| 15 | Drive fault | Any of the above faults (bits 8-14) |

## READ DATA TRANSFER STATUS

DIA [fl ac, DSKP

| 0 | 1 | 1 | AC | 0 | 0 | 1 |  | F | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |

Places the contents of the controller's done flags and read/write status flags in bits $0-15$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:

| $\begin{aligned} & \mathrm{CNT} \\ & \mathrm{FUL} \end{aligned}$ | $\begin{aligned} & \text { RW } \\ & \text { ON } \end{aligned}$ |  | SEE | O |  | PAR | $\begin{aligned} & \mathrm{SEC} \\ & \mathrm{ADO} \end{aligned}$ | ECC | $\begin{aligned} & \mathrm{BAD} \\ & \mathrm{SEC} \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline C Y L \\ A D O \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { SEC } \\ \text { SRF } \\ \hline \end{array}$ | VFY | $\begin{gathered} \mathrm{R} / \mathrm{M} \\ \mathrm{IIM} \\ \hline \end{gathered}$ | DAT | $\begin{array}{\|l\|} \hline R, W \\ \text { FLT } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| Bits | Name | Meaning when 1 |
| :---: | :---: | :---: |
| 0 | $\begin{gathered} \text { Control } \\ \text { full } \end{gathered}$ | The drive command initiated by the previous IOPULSE or IORESET has not yet been issued to the selected drive |
| 1 | R/W Done | The read/write operation initiated by the previous START has terminated. (This is the same as the device Done flag.) |
| 2-5 | Drive 0-3 Done | The respective drives have executed a positioner command, have rejected an illegal positioner command, have been trespassed upon, or have changed their ready status. |
| 6 | Parity | A parity error occurred on a data transfer between the controller and the adapter |
| 7 | Illegal sector | The sector address exceeded the capacity of the drive |
| 8 | ECC | A data error was detected by the error check circuits |
| 9 | Bad sector | A bad sector flag was detected during a sector header check |
| 10 | Cylinder error | A cylinder address error was detected during a sector header check |
| 11 | Surf/sect error | A surface or sector address error was detected during a sector header check |
| 12 | Verify error | A data error was detected during a verify operation |
| 13 | Read/write timeout | The read/write operation initiated by the previous START was not completed in 1 second. |
| 14 | Data late | The FIFO overflowed during a read or underflowed during a write |
| 15 | Read/write fault | Any of the above faults or a drive fault on the drive currently selected by the read/write channel |

## READ FIRST ECC WORD

## DIA [f] ac, DSKP

Context: Altênate instruction mode 2

| 0 | 1 | 1 | $A C$ | 0 | 0 | 1 | $F$ | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| 14 | 15 |  |  |  |  |  |  |  |  |  |  |  |  |

Places bits $0-15$ of the controller's ECC remainder register in bits 0-15 of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:

| FIRST ECC WORD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| Bits | Name | Meaning when 1 |
| :---: | :---: | :---: |
| $0-15$ | $a_{31}-a_{16}$ | Indicates the coefficients of the high order bits <br> of the ECC remainder following a read <br> operation |

## READ SECOND ECC WORD

## DIB [f] ac, DSKP

Context: Alternate instruction mode 2

| 0 | 1 | 1 | AC | 0 | 1 | 1 |  | F | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |

Places bits $16-31$ of the controller's ECC remainder register in bits $0-15$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F . The format of the accumulator is as follows:


| Bits | Name | Meaning when 1 |
| :---: | :---: | :--- |
| $0-15$ | $a_{15}-a_{0}$ | Indicates the coefficients of the low order bits <br> of the ECC remainder following a read <br> operation. |

## PROGRAMMING DETAILS

To program data channel transfers for a DG/DISC storage subsystem, proceed in 5 steps :

Select a drive and specify a seek command
Specify a cylinder address and initiate the position operation

Select a drive and specify a read/write command
Specify a starting memory address, surface address, sector address and sector count and initiate the read/write operation

Release the drive following all required operations

Before issuing commands in phases I, III, and V, check the control full flag to avoid destroying a previously stored position command. Following phase IV check the read/write and drive status flags for error indications.

NOTE The following discussion assumes a dual processor subsystem. In a single processor subsystem, ignore the release and trespass commands and also the trespassed flag, the drive reserved flag and the invalid status flag.

Unless otherwise noted, do not follow an instruction with a device flag command (start, clear or iopulse).

## Phase I: Select a Drive and Specify a Seek Command

Issue a read data transfer status instruction. (DIA) This automatically requests access to the command channel. Check that the control full flag is clear, indicating that any previously stored drive command has been transmitted to the adapter. Issue a Specify command, drive and extend. addrs. instruction (DOA) and specify a seek command. This automatically reserves the selected drive if it is not currently reserved by the other processor. Issue a read drive status instruction (DIB) and check that the invalid status flag is 0 , indicating that the command channel is open and that the drive status indicators are therefore valid. Check that the drive is ready, and that it is not reserved by the other processor. Also check that no drive faults are present and that write operations are not disabled (if a write is to ensue). (If the drive is busy, the stored command feature waits for completion of the current operation before it issues the new command. The drive rejects all commands if it is not ready.)

## Phase II: Position the Heads

Move the heads to the desired cylinder by issuing a specify cylinder instruction (DOC) plus a $P$ device flag command. The $P$ command initiates the seek operation by setting the control full flag; it does not affect the controller's Busy or Done flags. When the stored command is transmitted to the adapter, the control full flag is cleared (note that if the drive is reserved by the other processor, control full remains set and can be cleared only with a Clear flag command, an Ioreset or a Trespass command). If a read/write operation is to follow, proceed immediately to phase III without waiting for a drive attention interrupt request. Otherwise an interrupt request will follow if the drive command was a seek, recalibrate, offset forward, offset reverse, or stop. While the drive is seeking, its busy flag is set (its ready flag is unaffected.)

## Phase III: Select a Drive and Specify a Read/Write Command

Check the device Busy flag to see that no data transfer operation is pending or in progress. Issue a read data transfer status instruction (DIA). This automatically requests access to the command channel. Check that the control full flag is clear, indicating that any previously stored drive command has been transmitted to the adapter. Issue a specify command, drive and extend. addrs. instruction (DOA) and specify a read/write command and an extended memory address (where applicable). This automatically reserves the drive if it is not currently reserved by the other processor. (This operation is redundant if the drive was reserved previously.) If the status of the reserved flag is not known, issue a read drive status instruction (DIB) and check that the selected drive is not currently reserved by the other processor.

## Phase IV: Read or Write

Issue a specify surface, sector and count instruction (DOC) Be sure not to exceed the capacity of the drive. Then, issue a specify memory address instruction (DOB) plus an S device flag command. The $S$ command initiates the read/write operation by setting the device Busy flag; it clears the read/write done flag (which is the same as the device done flag), starts the one second timer, and inhibits drive attention interrupts for the duration of the operation. When the selected drive completes the previous seek operation and clears the associated seek busy flag, the controller transmits the stored read/write command to the adapter and the operation begins.

At the start of a read/write operation, the adapter waits until the starting sector passes under the specified head. It then reads the sector address field, checks the bad sector flag and verifies that the cylinder address matches that posted by the specify cylinder instruction which accompanied the previous seek command, and that the surface and sector address match those posted by the specify surface, sector and count instruction which accompanied the current read/write command.

If the address check is successful, the data transfer commences. The memory address register increments following every word transfer across the data channel or BMC. As the data transfer proceeds, the adapter accumulates a 32-bit ECC checkword. After each sector is read, the controller stores the final ECC checkword (which should equal zero) in the controller's ECC register.

The sector address and count increment half way through the data field transfer. If the sector address overflows, the surface address increments at the end of the sector transfer. If the sector count does not overflow, the next sector is transferred in the same manner. Data transfer continues until the sector count overflows, whereupon the operation terminates, the device Done flag sets and program interrupt request is generated.

## Phase V: Release Drive

It may be desirable to release the reserved status of the drive after the last data transfer to allow access by the other processor. To do this, issue a read data transfer status instruction (DIA). This automatically requests access to the command channel. Check that the control full flag is clear, indicating that any previously stored drive command has been transmitted to the adapter. Issue a specify command, drive and extend. addrs. instruction (DOA) plus a $P$ device flag command and specify a release command. The P command initiates the release operation by setting the control full flag; it does not affect the device Busy or Done flags. When the stored command is transmitted to the adapter, the control full flag is cleared.

$D G-0.37 .30$



DG.0.3728


[^9]
## FORMATTING

Data General Corporation's disc storage subsystems require that the data surfaces be formatted before a subsystem will properly function. The format delineates an address field and a data field in each sector. The address field is a coded header that precedes the data field, and contains the sector's physical address. The data field provides space for 512 data bytes and 4 ECC bytes.

The purpose of the format is twofold: 1) it provides information for data integrity and address checking by the subsystem (transparent to the programmer) before each data transfer; 2) it provides splice areas that separate the address field from the data field in a sector while giving read and write controls time to properly initialize and settle prior to a data transfer.

A sector is formatted into four fields. The first splice field contains 27 bytes of zeros followed by a synchronization mark ( 0001 ). The address field contains 3 bytes of address information, including a bad sector flag. The second splice field contains 13 bytes of zeros followed by a synchronization mark (0001). The data field contains 512 data bytes and 4 ECC bytes.

If the data transfer status register repeatedly indicates an address error after many failures to read or write an area on the disc, the area in question (one sector, or several adjacent sectors on a surface) may need reformatting. The formatter program sets the bad sector flag on any sector that will not support error free data.

Typically, disc packs obtained from Data General Corporation are formatted before they are shipped; packs obtained elsewhere must be formatted by the customer.

Data General Corporation provides a stand-alone program that will format all the sectors of a disc pack. The program can also format a single sector. It is available on paper tape ( $D G C$ no. 095-000471) and with Data General's Diagnostic Tape (and Disc) Operating Systems; its operation is described in a companion program listing (DGC no. 096-000471).

Whenever any sector is reformatted, all the data in that sector is lost. Formatting is done independently of and before initialization of a disc for use with a Data General operating system.

## TIMING

The discs in the drive unit rotate at a nominal 3600 rpm ; a complete revolution requires 16.667 ms . A register in the selected drive continually indicates the number of the sector currently passing under the heads. This feature allows the subsystem to carry out a read or write operation the first time the desired sector passes under the selected head.

The minimum sector access time is 55 us. (the time required to read the address field at the start of a sector and start the data transfer). The maximum access time is therefore 16.772 ms . ( 55 us. plus the time for a full revolution). The average access time is 8.389 ms .

A sector passes under a head in 0.695 ms ; the data portion of that sector (not including the ECC field) passes under the head in 0.636 ms . A data channel request occurs for every word, approximately 2.48 us (nominal). A BMC request occurs for every 8 or 16 words (jumper selectable). The average data transfer rate is $403,200 \mathrm{wps}$. The controller can buffer 8 words for the data channel and 8 or 16 words for the BMC which provides a maximum allowable data channel latency of 20 us and a BMC latency of 20 or 40 us . If the channel does not respond to a controller request within this time, both the data late flag and the read/write fault flag set and the data transfer operation immediately ends.

Data transfer operations are timed. If the subsystem does not complete a data transfer within 1 second after the initiating $S$ flag command, the read/write timeout flag and the read/write fault flag set and the data transfer operation immediately ends.

The time required to position the heads (seek time) depends upon the number of cylinders the heads must cross to reach the destination cylinder, independent of the direction of movement. The minimum seek time is that for a single cylinder seek -6 ms . The maximum seek time to traverse all cylinders is 60 ms . and the average seek time is 35 ms . The time to set or clear a positioner offset is 3 ms . The zero length seek time is 60us.

The recalibrate operation moves the heads back to cylinder 0 and selects surface 0 ; but it progresses more slowly than a seek to that cylinder. The maximum recalibrate time is 350 ms .

In a dual processor system, a controller can retain access to the command channel for up to 50 us . after the other controller has requested access. If that time period is exceeded, the command channel is automatically released, to allow access by the other controller. The controller transmits the command and clears the control full flag. The adapter then closes the command channel 4.8 us after the P flag command is issued if the command channel was already open, and the drive was not already busy or reserved by the other processor. (The controller cannot transmit the command until all these conditions are met. If the drive is reserved by the other processor, control full remains set following an Iopulse or Ioreset.)

In a single processor system configuration, the command channel remains open following the initial access request (the invalid status flag is always 0 ), but the minimum time required for the control full flag to clear, following a P flag command remains 4.8us.

## DETAILED COMMAND DESCRIPTIONS

## Read

Reads up to 32 contiguous sectors into memory from the selected drive, starting at the specified surface and sector, and in the cylinder selected by the previous seek instruction. Data is read from the disc in blocks of 256 words per sector and is transferred to processor memory starting at the specified memory address.

Before a sector data transfer commences, the adapter reads the address field and checks the bad sector flag and the surface, sector and cylinder address. The operation terminates if an error is detected.

The subsystem accumulates an ECC checkword during the sector data transfer. It divides the data field and the appended ECC field by a fixed generator polynomial and indicates an ECC error if the resulting checkword is non-zero.

If the sector address overflows during a multiple sector read, the operation continues on the first sector of the next surface. The transfer terminates when the sector count overflows or an error is detected.

## Recalibrate

Moves the heads to cylinder 0 and selects surface 0 .

## Seek

Moves the heads to the specified cylinder.

## Stop Disc

Unloads the heads and stops spindle rotation.( Only the operator can start the disc. )

## Offset Forward

Offsets the positioner forward of the track centerline. This operation is cleared by the next seek command or by an offset reverse command or by a recalibrate opertion. (The drive does not allow write operations when the positioner is offset.)

## Offset Reverse

Offsets the positioner reverse of the track centerline. This condition is cleared by the next seek command or by an offset forward command or by a recalibrate operation. (The drive does not allow write operations when the positioner is offset.)

## Write Disable

Disables write operations in the drive. ( Only the operator can enable write operations.)

## Release Drive

Clears the reserved status of a selected drive which this processor had reserved previously.

## Trespass

Clears the reserved status of a selected drive reserved by the other processor and reserves it for this processor.

## Set Alternate Mode 1

Changes the interpretation of DIA and DIB to read the current memory address. This mode is cleared when a new command or an IORST is issued.

## Set Alternate Mode 2

Changes the interpretation of DIA and DIB to read the ECC remainder. This mode is cleared when a new command or an IORST is issued.

## No Operation

Null command. (This command may be used to select a drive and read its status, or to clear alternate mode 1 or 2.)

## Data Verify

Compares data written on the disc against its image in processor memory (read after write check). A data transfer proceeds as for a normal read command except that data words are not written to processor memory. Instead, data words are read from processor memory as the corresponding words are read from the disc and the converging data streams are compared in the controller. If an error is detected, the operation terminates at the end of the current sector.

## Read Buffers

Reads the contents of the FIFO to facilitate diagnostic testing. Data is read from the FIFO as an eight word block and is transferred to processor memory starting at the specified memory address. The FIFO must first be filled by issuing a write command to a nonexistent or write disabled drive. This operation terminates in a read/write timeout.

## Write

Writes up to 32 contiguous sectors from processor memory to the selected drive, starting at the specified surface and sector, and in the cylinder selected by the previous seek instruction. Data is transferred from processor memory starting at the specified memory address and is written to the disc in blocks of 256 words per sector.

Before a sector data transfer commences, the adapter reads the address field and checks the bad sector flag and the surface, sector and cylinder address. The operation terminates if an error is detected.

The subsystem accumulates an ECC checkword during the sector data transfer. It divides the data field by a fixed generator polynomial and appends the resulting ECC checkword to the data field.

If the sector address overflows during a multiple sector write, the operation continues on the first sector of the next surface. The transfer terminates when the sector count overflows or an error is detected.

## Format

Formats up to 24 contiguous sectors on a selected surface.

## FAULT FLAGS

The following table lists the faults detected by the disc storage subsystem, and is divided into two parts: errors detected by the drive are called drive faults and errors detected by the controller/adapter are called read/write faults. The drive fault flag sets when any fault is indicated by the selected drive. A drive fault may cause the drive to lock out an operation, recalibrate the positioner or unload the heads.

The read/write fault flag sets when when any fault is indicated by the controller/adapter, or when a drive fault is indicated by the drive currently selected on the read/write channel. This fault immediately terminates a read/write operation. Most faults can be cleared by issuing a new command, and a retry is generally recommended. Drive faults which result in an emergency retract are not recoverable. Data and sector address check errors might be recovered by offseting the positioner.

## Drive Faults

## Illegal Address

One of the following:
The surface address received by the drive was greater than 18 ( $22_{8}$ ) for a 6060/6061 or 4 for a 6067.

The cylinder address received by the drive was greater than $410\left(632_{8}\right)$ for a 6060 drive or 814 ( $1456_{8}$ ) for a $6061 / 6067$ drive.

The command is rejected.

## Illegal Command

One of the following:
The drive received a new seek or offset command while it was busy executing a previously commanded seek, offset, recalibrate or unload. The command is rejected.

The drive received a write command while the positioner was offset or write operations were disabled, or it received a new command or commenced positioner movement while reading or writing.

## Dc Voltage Fault

The drive detected an undervoltage in its dc power supply.

## Pack Unsafe

One of the following:
The door was opened while the spindle was energized.

The drive detected an undervoltage on the emergency retract power supply.

The drive detected a low blower pressure condition.
The drive detected a low spindle speed condition.
The drive failed to complete a brush cycle before the spindle speed exceeded 2400 rpm (this will occur if no pack is in place).

## Positioner Fault

One of the following:
The positioner failed to follow the track selected by the previous seek or recalibrate command.

The positioner ran into a guard band during a seek or offset operation.

The drive failed to complete a load, seek or recalibrate operation in 750 ms . Failure to complete a seek operation results in an automatic recalibrate operation. Failure to complete a load or recalibrate operation results in an automatic unload operation.

The drive failed to complete an unload operation in 750 msec.

The positioner velocity exceeded allowable limits.
The positioner moved away from the track centerline during a write operation.

## Clock Fault

The servo clock lost phase lock with the servo disc. If the fault is severe, the positioner unloads and reloads the heads. If the clock is not subsequently recovered, a seek incomplete fault results and then heads unload.

## Write Fault

One of the following:
Write current did not turn on when a write command was issued.

Write current did not turn off when a write command was rescinded.

No head or more than one head was selected for a write operation.

## Read/Write Faults

## Parity

A parity error occured on command, data, or ECC transfer on the read/write channel between the adapter and controller.

## Illegal Sector Address

The starting sector address received by the adapter was greater than $23\left(27_{8}\right)$.

## ECC

The ECC logic detected a data error during a read operation. (The final ECC remainder may be read to perform error correction.)

## Bad Sector

The bad sector flag, written in the sector address header by the formatter and read prior to a sector data transfer, indicated that the sector could not support reliable data storage.

## Cylinder Address

The cylinder address, written in the sector address header by the formatter and read prior to a data transfer, did not agree with the cylinder address specified during the previous seek operation. (The drive should be recalibrated.)

## Sector Or Surface Address

The sector or surface address, written in the sector address header by the formatter and read prior to a data transfer, did not agree with the currently specified surface or sector address.

## Verify

Data read from the disc did not match data read from processor memory during a verify operation.

## Read/Write Timeout

The subsystem did not complete a read/write operation and set read/write done within 1 second after the initiating $S$ flag command.

## Data Late

The data channel or BMC FIFO overflowed on a read data transfer or underflowed on a write data transfer.


## ERROR CONDITIONS

## During Initial Selection

If the pack unsafe flag or the dc voltage fault flag set, or the positioner fault flag sets due to an unload fault or overspeed fault, the heads unload, the spindle stops and the unit ready flag resets. These error conditions can only be cleared by switching the drive's power switch off and then on again. The spindle cannot be restarted until these faults are cleared.

## During Head Positioning

If the program specifies an illegal position command, the command is rejected. If the program specifies an illegal cylinder address in conjunction with a seek command, the seek operation is rejected.

If a skip track fault, overtravel fault, seek incomplete fault or clock fault occur, the drive automatically initiates a recalibrate operation. If the clock fault is severe, the drive automatically unloads and reloads the heads. If a load (initial seek) or recalibrate incomplete fault occurs, the drive automatically initiates an unload operation.

## During Data Transfer

If the program specifies an illegal surface or sector address or an illegal read/write command, the command is rejected and the data transfer operation terminates.

If the program specifies a sector count which causes the surface or cylinder address to exceed the capacity of the drive, the data transfer operation terminates at the start of the sector in which the overflow occurred.

If the subsystem detects a bad sector flag, or a surface, sector or cylinder select error, the data transfer operation terminates at the start of the sector in which the error occured. (If a cylinder address error occurs, the drive should be recalibrated).

If the subsystem detects a parity or data late error, a write fault or an off track write, the data transfer operation terminates when the error occurs. If the error occurs more than half way through a sector data transfer, the sector count indicates the address of the next sector.

If the subsystem detects an ECC or verify error, the data transfer operation terminates at the end of the sector in which the error occurred and the sector count indicates the address of the next sector. (Note that it may be possible to eliminate ECC errors by using the positioner offset commands.)

If a drive fault occurs during the head positioning phase of a back to back seek/ data transfer operation, or if a drive or read/write fault occurs during a data transfer operation, the data transfer operation terminates when the fault is detected. Also, the specific fault flag(s), the read/write fault flag and the read/write attention flag set, the Busy flag resets and a program interrupt request is initiated.

## DATA ERROR CORRECTION

The disc storage subsystem supports error detection and correction to help maintain data integrity. The ECC feature detects all error bursts contained within 21 or fewer contiguous bits in a sector, and supports software correction of all error bursts contained within 11 or less contiguous bits. A large class of additional errors may also be detected, but a small possibility exists that the correction algorithm will indicate erroneous corrections on error bursts that exceed 11 bits.

When the subsystem writes a sector, the ECC hardware divides the data field by a fixed generator polynomial and appends the resulting checkword to the data field.

When the subsystem reads a sector, the ECC hardware divides the data field plus the appended checkword by a factored version of the same generator polynomial. If a transcription error occurs, the resulting remainder is non-zero (except for a small class of errors which are undetectable due to the cyclic properties of the generator polynomial), and the controller's ECC error flag sets.

The processor may read the 4 -byte ECC remainder via a Read first ECC word instruction (DIA, alternate mode 2) and a Read second ECC word instruction (DIB, alternate mode 2). A software error correction algorithm then manipulates the checkword to attempt to correct the erroneous data. (The algorithm may find some detected errors to be uncorrectable.)

The generator polynomial is:

$$
(4005)(10000001)=40050004005
$$

or in terms of powers of $x$

$$
\begin{aligned}
& \left(x^{*} \cdot 11+x^{* *} 2+1\right) *\left(x^{*} \cdot 21+1\right)= \\
& x^{* *} 32+x^{* *} 23+x^{* *} 21+x^{*} 11+x^{* *} 2+1
\end{aligned}
$$

The following flow charts and diagrams indicate the method for correcting data errors.

The following set of steps describe the method of error correction when using the ECC status words:

1. Get the first and second ECC words.
2. Check for error and its correctability.
3. Perform left rotate on PO to find 11 bit error pattern.
4. Duplicate error pattern in P1 using XOR and SHIFT.
5. Compute bit displacement of 11 bit error burst.
6. Check that error burst falls within sector.
7. Compute correction.
8. Reconstruct word or words in error.

The flow charts and diagrams on the following pages illustrate the method described above.

## METHOD FOR PERFORMING ERROR CORRECTION USING ECC ERROR WORDS

GET PO \& P1 CONTAINED IN ECC STATUS WORDS
DIA-2 (FIRST ECC WORD)
DIB-2 (SECOND ECC WORD)


CHECK FOR ERROR AND ITS CORRECTABILITY


## METHOD FOR PERFORMING ERROR CORRECTION USING ECC ERROR WORDS



PO(0.9)
(ERROR IS UNCORRECTABLE IF THIS STEP CANNOT BE COMPLETED)


STORE N STORE ERROR PATTERN

TAKE P 1
PERFORM THE INDICATED SHIFT \& XOR OPERATIONS M TIMES


STORE M

DG-03818

* error is uncorrectable if this step cannot be completed

METHOD FOR PERFORMING ERROR CORRECTION USING ECC ERROR WORDS


CHECK THAT ERROR FALLS WITH SECTOR

*THE ECC FIELD IS NOT STORED IN CORE, BUT IT IS PART OF THE FIELD THAT IS CORRECTABLE

## METHOD FOR PERFORMING ERROR CORRECTION USING ECC ERROR WORDS



# 6063/6065 SERIES FIXED HEAD DG/DISC SUBSYSTEM 

## PROGRAMMING SUMMARY



## INTRODUCTION

This disc subsystem consists of from one to four fixed head disc drives and one or two controllers. The subsystem controller occupies two slots of the computer chassis and directs the activities of the disc drives. Control over the subsystem may be shared between two NOVA or ECLIPSE computers by installing a controller in each processor.

Subsystem operations are controlled by a command queue located in main memory. This queue consists of a series of five-word entries, each of which instructs the unit to perform a single operation. The program builds the queue, sends its address to the controller, and issues a Start command. The controller processes commands until a Halt function or error condition occurs.

Each full capacity disc unit contains 128 tracks, numbered $0-177_{8}$. Each track contains 32 sectors, numbered $0-37_{8}$. Each sector contains a data field that stores 512 bytes and a 32 -bit error correction checkword. The data storage capacity is 16,384 bytes/track or $2,097,152$ bytes/unit. A half capacity disc unit has 64 tracks ( $0-7 \%$ ) for a total of $1,048,576$ bytes.

Data is transfered two bytes (one 16-bit computer word) at a time via the data channel at a maximum rate of 450,450 words per second. A first-in first-out (fifo) buffer provides 8 words of buffering between the subsystem and the computer. The controller contains a 16 -bit memory address register, enabling it to use the extended data channel addressing on processors which support the use of bit 0 for alternate map selection.

A powerful error detecting and correcting facility is provided to improve data integrity. This facility detects transcription errors and supports software correction of most error bursts of 11 bits or less.

Memory address registers in the controller are 16 bits wide, permitting bit 0 to be used to select an alternate MAP on machines so equipped.

## CONTROLLER REGISTERS

The controller contains seven registers. The table below summarizes their properties and functions.

## CONTROLLER REGISTERS

| NAME | SIZE (bits) | FUNCTION | ACCESS METHOD |
| :--- | :---: | :--- | :--- |
| Queue Address | 16 | Contains address of current <br> word in command queue <br> Contains address of next word <br> to transfer to $/$ from disc <br> Contains status and error bits | Data channel or programmed I/O |
| Status | 16 | Data channel or programmed I/O |  |
| ECC | 32 | Contains checkword remainder <br> after a transfer <br> Selects alternate functions <br> forl'O instructions | programmed I/O only |
| Alternate | programmed I/O only |  |  |
| Instruction | 14 | Contains address of current <br> sector for data transfer <br> Contains current command; also <br> diagnostic bits | Data channel only |
| Command | 9 |  | Data channel only |

## INSTRUCTIONS

For normal operation, the only instruction which is used to program the subsystem is that which loads the queue address register (DOA). All data transfers are controlled by the information in the queue itself. Six additional instructions allow the program to determine, in detail, the current state of the subsystem and to perform various diagnostic functions.

The device flag commands control the disc controller's Busy and Done flags as follows:
$\mathrm{f}=\mathbf{s}$ Context: Follows a Specify queue address instruction.
Sets the Busy flag to 1 , sets the Done flag to 0 , sets all error flags, disc address, command, and alternate instruction select registers to 0 , and initiates disc operation using the command entry at the address contained in the queue address register; terminates any operation already in progress.
$\mathrm{f}=\mathbf{s}$ Context: Follows an IORST instruction.
Sets the Busy flag to 1 , sets the Done flag to 0, sets all error flags, disc address, command, and alternate instruction select registers to 0 , and initiates disc operation without using the command queue. Data is read from disc unit 0 , track 0 , sector 0 , into memory beginning at location 0 . Status is returned into location 0 following these transfers. The controller then sets its Busy flag to 0 , sets its Done flag to 1 , and initiates an interrupt request.
$\mathrm{f}=\mathrm{C}$ Sets the Busy flag to 0 , sets the Done flag to 0 , sets all error flags, disc address, command, and alternate instruction select registers to 0 , terminates any operation already in progress.
$f=P$ Sets the the Done flag to 0 , and sets the interrupt request flag to 0 , does not affect any operation already in progress.

## Specify Queue Address

DOA [f] $a c$, FHD

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 | $F$ | 0 | 1 | 0 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Loads bits $0-15$ of the specified accumulator into the controller's queue address register. After the transfer, the controller sets its Busy flag and Done flag according to the function specified by $F$. The contents of the specified accumulator remain unchanged; its format is as follows.


| Bits | Name | Contents |
| :---: | :---: | :---: |
| 0-15 | Queue <br> Address | The starting address of the first command <br> queue entry in CPU memory. |

## Specify Memory Address

```
DOB [f] ac, FHD
```



Loads the contents of the specified accumulator into the controller's memory address register. After the transfer the controller sets its Busy and Done Flags according to the function specified by $F$. The format of the accumulator is given below.


| Bits | Name | Contents |
| :---: | :---: | :---: |
| $0-15$ | Memory <br> Address | The address of the next data word to be <br> transferred. |

## Instruction Coding Conventions

In the descriptions that follow, certain coding conventions are used so that the assembler can recognize the instruction and translate it correctly into machine language. See Appendix E for these conventions.

## Specify Alternate Instruction Type

## DOC [f] $a c$, FHD

| 0 | 1 | 1 | $A C$ | 1 | 1 | 0 | $F$ | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads the contents of bits 13-15 from the specified accumulator into the controller's alternate instruction register. After the transfer, the controller sets its Busy flag and Done flag according to the function specified by $F$. The contents of the specified accumulator remain unchanged; its format is as follows.


| Bits | Name | Meaning when 1 |
| :---: | :---: | :--- |
| $0-12$ | -- | Reserved for future use. |
| 13 | T3 | Selects alternate instruction type 3. |
| 14 | T2 | Selects alternate instruction type 2. |
| 15 | T 1 | Selects alternate instruction type 1. |

NOTE Do not set more than one of the three bits (13, 14 and 15) to 1 in any single instruction; the results of coding more than one alternate instruction type are unspecified.

## Read Memory Address

DIA [f] ac, FHD
Context: Alternate instruction type 1 specified.

| 0 | 1 | 1 | AC | 0 | 0 | 1 | F | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the memory address register in bits $0-15$ of the specified accumulator, destroying the accumulator's previous contents. After the transfer, the controller sets its Busy flag and Done flag according to the function specified by F. The format of the specified accumulator is as follows.


| Bits | Name | Contents |
| :---: | :---: | :---: |
| $0-15$ | Memory <br> Address | Contents of the memory address register. |

## Read First ECC Word <br> DIA [ $f$ ] $a c$, FHD

Context: Alternate instruction type 2 selected.

| 0 | 1 | 1 | $A C$ | 0 | 0 | 1 | $F$ | 0 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Places bits $0-15$ of the ECC register in bits $0-15$ of the specified accumulator, destroying the accumulator's previous contents. After the transfer, the controller sets its Busy flag and Done flag according to the function specified by $F$. The format of the specified accumulator is as follows.


| Bits | Name | Contents |
| :---: | :---: | :---: |
| $0-15$ | 1 st ECC | Bits $0-15$ of the ECC register. |

## Read Second ECC Word

DIB [f] ac, FHD

Context: Alternate instruction type 2 selected.


Places bits $16-31$ of the ECC register in bits $0-15$ of the specified accumulator, destroying the accumulator's previous contents. After the transfer, the controller sets its Busy flag and Done flag according to the function specified by $F$. The format of the specified accumulator is as follows.


| Bits | Name | Contents |
| :---: | :---: | :---: |
| $0-15$ | 2nd ECC | Bits $16-31$ of the ECC register. |

## Read Queue Address Register

DIA (fl $a c$, FHD

Context: Alternate instruction type 3 selected.

| 0 | 1 | 1 | $A C$ | 0 | $O$ | 1 | $F$ | 0 | 1 | 0 | 1 | 1 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Places the contents of the queue address register in bits $0-15$ of the specified accumulator, destroying its previous contents. After the transfer, the controller sets its Busy flag and Done flag according to the function specified by $F$. The format of the specified accumulator is as follows.


| Bits | Name | Contents |
| :---: | :---: | :---: |
| $0-15$ | Queue <br> Address | Bits $0-15$ of the queue address register. |

## Read Status

DIC Iff ac, FHD


Places the contents of the controller status register in bits $0-15$ of the specified accumulator. After the transfer, the controller sets its Busy flag and its Done flag according to the function specified by $F$. The accumulator format is the same as that for the status word returned in the command queue (described later).

NOTE The meaning of some flags in the status register changes for single and dual processor environments; also, the value returned for some flags may be invalid if status is read while the subsystem is executing a command. Refer to the section on "Status Checking"'for details.

## COMMAND QUEUE FORMAT

Each entry in the command queue is five words long. The first word contains the disk address to be used. The second word contains the command to be executed and several diagnostic bits. The third word contains the memory address to be used. The fourth word receives the subsystem's status word after completion of a Read, Write, Data Verify, or Idle operation. The fifth word is ignored by the controller, and is available for use by the programmer.

## Disc Address (Word offset 0)



| Bits | Name | Function |
| :---: | :---: | :--- |
| $0-1$ | --- | Reserved for future use. |
| $2-3$ | Drive | Selects the drive unit to be used. <br> $4-10$ |
| Track | Selects the track number to be used in the <br> data transfer. <br> $11-15$ | Sector | | Selects the disc sector to be used in the data |
| :--- |
| transfer. |

## Command (Word offset 1)

| 母\| | Cu | COMMAND |
| :---: | :---: | :---: |
|  | ${ }^{2}+3$ |  |
| Bits | Name | Function |
| 0-1 | Diag. | Reserved for diagnostic use. |
| 2 | Clear Unsafe | When set to 1 , clears disc unsafe errors. |
| 3 | --- | Reserved for future use. |
| 4 | Soft Intr | When set to 1 , causes an interrupt condition to occur at the end of the command without interrupting the queueing process. |
| 5-7 | Command | Specifies the command for the selected drive as follows: <br> 000 Read <br> 001 Write <br> 010 Data Verify <br> 011 Jump <br> 100 Idle <br> 101 Write Buffer <br> 110 Read Buffer <br> 111 Reserved for future use. |
| 8 | --- | Reserved for future use. - |
| 9 | Hait | When set to 1 , causes queueing to be stopped at the end of the command and an interrupt condition to occur. |
| 10 | Halt on Error | When set to 1 , causes queueing to be stopped at the end of the command and an interrupt condition to occur if any error condition occurs. |
| 11-15 | --- | Reserved for future use. |

## Memory Address (Word offset 2)



| Bits | Name | Contents |
| :---: | :---: | :---: |
| $0-15$ |  | Memory <br> Address | | Logical address of the first memory location |
| :--- |
| used in the command. |

## Status (Word offset 3)



| Bits | Name | Meaning when 1 |
| :---: | :---: | :---: |
| 0 | Error | Bits $7,8,9,11,12,13$ or 14 are 1 or bit 10 is 0 . |
| 1-2 | --- | Reserved for future use. |
| 3 | Bus Enable | In dual processor systems, the controller has access to the drive units. In single processor systems, always set to 1 . |
| 4-5 | Size | Specifies the capacity of the selected drive as follows: |
|  |  | 100 No drive <br> 01 1 Mbyte <br> 1d 2Mbyte <br> T1 Reserved for future use |
| 6 | Idle Done | An idle function has been completed. |
| 7-8 | Ctrl <br> Error | The controller has detected an error along data paths internal to the controller. |
| 9 | Sector Pulse Error | An extra sector pulse was detected or a sector pulse was missed. |
| 10 | Ready | The disc is ready for a data transfer. |
| 11 | Unsafe | A disc unit failure such as Power Not OK, or Speed Not OK. Disc Unsafe causes the Done flag to be set to 1 and requests an interrupt. |
| 12 | Data Late | The data channel did not respond in time to service the disc. |
| 13 | ECC | The ECC system detected an error. |
| 14 | Verify | The data verify system detected an error. |
| 15 | Command Done | A read, write, or data verify function has been completed. |

## User Available Word (Word offset 4)



Available for use by the user; not used by the controller.

## PROGRAMMING

Programming the subsystem for data transfers to or from the disc unit consists of building the command queue in memory and starting the controller at the beginning of the queue. The Jump command permits implementation of circular queues, linked lists, and other sophisticated control structures. The program should regularly check the status words returned by the subsystem to insure proper functioning.

After preparing the queue, start the subsystem by issuing a Specify queue address instruction (DOA) with an $S$ command. The specified accumulator must contain the starting address of the queue. The $S$ command sets the controller's Busy flag to 1 and its Done flag to 0 . The controller retrieves, via the data channel, the first three words of the first command entry. It then decodes and executes the command specified.

After executing the command, the controller returns the status generated by the transfer into the fourth word of the queue entry if the command was a Read, Write, Verify, or idle. If the Halt flag in the command entry is set to 1 or another halt condition exists, the controller stops queueing, sets its Busy flag to 0 , sets its Done flag to 1 , and initiates an interrupt request. Otherwise, the controller proceeds to the next entry in the queue.

The accompanying flowchart demonstrates a method of programming the subsystem. This algorithm requires that the Halt on Error bit be set to 1 in all queue entries so that, in the event of an error, recovery can be attempted before the subsystem proceeds to another command. In the event of an unrecoverable error, the program signals its failure and resumes queueing with the next entry.

The flowchart shows a wait loop in which the program waits for the subsystem to set its Done flag. In most systems, an interrupt handler will be used instead of a loop so that the processor can do useful work while the controller is running.

## Write

A Write function transfers a 256 -word block of data from memory to a disc sector. The disc and memory addresses to be used are obtained from the queue entry as described above. The controller calculates an ECC checkword during the transfer of data. This 32 -bit checkword is written onto the disc following the block of data. The controller then returns its status to the command queue, and proceeds to the next entry in the queue if the Halt and error flags are 0.


## Read

A Read function transfers a 256 -word block of data from a dise sector to memory. The disc and memory addresses to be used are obtained from the queue entry. The controller then reads the 32 -bit ECC checkword from disc and verifies it with the checkword calculated while data was read from the disc. It stores the remaining 32 -bit error correction code in the ECC register. Following these transfers, the controller returns its status word to the queue and proceeds to the next queue entry if the Halt and error flags are all 0 .

## Data Verify

A Data Verify function reads a block of data from a sector on dise and compares it, word by word, with a block of data from memory. The disc and memory addresses to be used are obtained from the queue entry. It sets the Verify Error flag if any word pair does not match. After the blocks of data are compared, the controller reads the 32 -bit ECC checkword from disc and verifies it with the checkword calculated while data was read from the disc. The controller stores the remaining 32 -bit error correction code in the ECC register. Following these transfers, the controller returns its status to the queue, and proceeds to the next queue entry if the Halt and error flags are all 0 .

Jump
A Jump function reads a new queue address from the command entry. Normally the controller places the third word of the command entry in the memory address register. During a Jump operation, however, the controller places the third word in the queue address register. This causes the next command entry to be read from a new address. The controller proceeds to read the next command entry at the new queue address immediately following the transfer of the third word. This function does not transfer data or return status to the queue.

## Idle

An Idle function reads a block of data from disc but does not transfer that data into memory. After the block of data is read, the controller reads the 32 -bit ECC cheokword from disc and verifies it with the checkword calculated while data was read from the disc. The controller transfers the remaining 32 -bit error correction code into the ECC register. Then it returns the status generated by these transfers, and proceeds to the next queue entry if the Halt and error flags are all 0 .

## Read/Write Buffer

The Read Buffer and Write Buffer functions are primarily used to verify the proper functioning of the 8 -word buffer. The Write Buffer function fills the 8 -word buffer with data. The controller reads words from memory, via the data channel, until the buffer is full. The controller then requests an interrupt. No data is written onto disc; no status is returned; and queueing stops after a Write Buffer function. The Read Buffer function reads data from the 8 -word buffer into memory, via the data channel, until the buffer is empty. No data is read from disc; status is not returned; and queueing stops after à Read Buffer function.

## STATUS CHECKING

The recommended method of obtaining the subsystem status after a data transfer is to examine the fourth word of the queue entry. The status register may be examined directly by a Read Status (DIC) instruction; however the returned bits may not be valid. Status bits are undefined if an operation is in progress, or if, in a dual processor environment, the other processor has control of the subsystem. The table below summarizes the condition of the status word at various times.

## STATUS CHECKING



## TIMING

The dise in the drive unit rotates at 2964 rpm ; a complete revolution requires 20.24 ms . The average access time is 10.12 ms .

A register within the drive (transparent to the programmer) continually indicates to the controller the address of the sector presently passing under the heads. This feature allows the subsystem to carry out a command the first time the desired sector passes under the head.

A sector passes under a head in 633us; the data portion of that sector passes under the head in 568us. Data moves to or from the disc at a rate of 2.22us/word. This corresponds to an average transfer rate of 450,450 words/second.

The data channel interface, through which all data passes to or from memory, contains an 8-word buffer which allows a maximum data channel latency of 18 us provided the transfer rate of 450,450 words/second is maintained. If the data channel is unable to service the subsystem within 18us, the Data Late and Error flags are set to 1 .

The command interface's data channel, through which all command queue entries pass, has unlimited data channel latency. The controller waits until the command information is transfered. There is no Data Late flag associated with the command interface's data channel.

The subsystem can switch tracks and/or functions (i.e., read or write) between two consecutive sectors on the disc. The time between the end of a data transfer and the start of the next sector is sufficient, if the data channel does not receive any higher priority service requests, for as many as four Jump commands to be executed and the command entry read for the next sector.

## ERROR CONDITIONS

During normal queueing operations, the error flags described below are returned in the status word, the fourth word of the command queue entry. These error conditions may affect queueing after the completion of the command.

## ECC Error

An ECC Error can occur following the transfer of data from the disc to memory. If the ECC checkword generated while data was read from disc does not equal the checkword stored on the disc, the ECC Error and Error flags are set to 1. This error can occur during a Read, Idle, or Data Verify operation, and halts queueing only if the Halt on Error flag in the command register is set to 1.

## Verify Error

A Verify Error can occur during the comparison of data words from memory with data words from disc. If a word from memory does not equal the corresponding word from the disc, the Verify Error and Error flags are set to 1 . This error can occur only during a Data Verify operation, and halts queueing only if the Halt on Error flag in the command register is set to 1 .

## Data Late

A Data Late Error can occur during the transfer of data to or from memory. If the controller cannot empty its buffer, via the data channel, as fast as it is filled or, conversely, fill its buffer as fast as it is emptied, the Data Late Error and Error flags are set to 1 . This error can occur during a Write, Read, or Data Verify operation, and halts queueing only if the Halt on Error flag in the command register is set to 1.

## Sector Pulse Error

A Sector Pulse Error can occur at any time. If an extra sector pulse occurs or a sector pulse is missed, the Sector Pulse Error and Error flags are set to 1. This error halts queueing.

## Disc Unsafe

Disc Unsafe can occur at any time. If the selected drive has an unsafe condition, the Disc Unsafe and Error flags are set to 1 . This can be caused by a R/W Fault, Sector Fault, Clock Fault, Speed Fault, or Power Fault occurring in the selected drive. This error halts queueing.

## Controller Error

Two conditions cause a controller error: an Address/Data Error, or a Parity Error.

Address/Data Error - can occur during the transfer of data bytes along paths internal to the controller. This error sets the Address/Data Error flag (bit 8) and the Error flag to 1 . This error halts queueing.

Parity Error - can occur during the transfer of data bytes along paths internal to the controller. This error sets the Parity Error flag (bit 7) and the Error flag to 1 . This error can occur only during a Write operation, and halts queueing only if the Halt on Error flag in the command register is set to 1.

NOTE In a system with a half-capacity drive, the program could issue a command which references a non-existent track. The error condition produced depends on the operation in progress. During a write operation, the Disc Unsafe and Error flags are set to 1. This is caused by a $R / W$ Fault on the selected drive. During any read operation, the ECC Error and Error flags are set to 1. If necessary, the program may determine the capacity of the selected drive by checking the appropriate bits in the status word.

## DUAL PROCESSOR CONSIDERATIONS

Access to the subsystem is shared on a demand basis. However, only one controller at a time can execute data transfers. Each controller must stop processing its queue before the other CPU can access the subsystem. A lockout condition, in which one CPU retains control of the subsystem but does not transfer data, is prevented by a timer internal to the drive. The timer releases the subsystem if the CPU does not read or write data to the disc within 100 ms .

If one CPU starts a queue while the other CPU is in control of the subsystem, the controller will process any Jump commands at the start of the queue, since these do not require access to the disc drives. Upon encountering a queue entry which calls for a data transfer, the controller will wait until the other CPU releases the subsystem. No special action is required of the program in a dual processor environment.

## DATA ERROR CORRECTION

The disc storage subsystem supports error detection and correction to help maintain data integrity. The ECC feature detects all error bursts contained within 21 contiguous bits in a sector, and supports software correction of all error bursts contained within 11 contiguous bits. A large class of additional errors may also be detected, but a small possibility exists that the correction algorithm will indicate erroneous corrections on error bursts that exceed 11 bits.

When the subsystem writes a sector, the ECC hardware divides the data field by a fixed generator polynomial and appends the resulting checkword to the data field.

When the subsystem reads a sector, the ECC hardware divides the data field plus the appended checkword by a factored version of the same generator polynomial. If a transcription error occurs, the resulting remainder is non-zero (except for a small class of errors which are undetectable due to the cyclic properties of the generator polynomial), and the controller's ECC error flag sets.

The processor may read the 4-byte ECC remainder via a Read first ECC word instruction (DIA, alternate mode 2) and a Read second ECC word instruction (DIB, alternate mode 2). A software error correction algorithm then manipulates the checkword to attempt to correct the erroneous data. (The algorithm may find some detected errors to be uncorrectable.)

The generator polynomial is:
$(4005)(10000001)=40050004005$
or in terms of powers of $x$

$$
\begin{aligned}
& \left(x^{11}+x^{2}+1\right) \cdot\left(x^{21}+1\right)= \\
& x^{32}+x^{23}+x^{21}+x^{11}+x^{2}+1
\end{aligned}
$$

The following set of steps describe the method of error correction when using the ECC status words:

1. Get the first and second ECC words.
2. Check for error and its correctability.
3. Perform left rotate on $\mathrm{P0}$ to find 11 bit error pattern.
4. Duplicate error pattern in P1 using XOR and SHIFT.
5. Compute bit displacement of 11 bit error burst.
6. Check that error burst falls within sector.
7. Compute correction.
8. Reconstruct word or words in error.

The flow charts and diagrams on the following pages illustrate the method described above.

## METHOD FOR PERFORMING ERROR CORRECTION

 USING ECC ERROR WORDSGET PO \& P1 CONTAINED IN ECC STATUS WORDS


CHECK FOR ERROR AND ITS CORRECTABILITY


NO
PERFORM SHIFT TO FIND ERROR PATTERN IN PO

## METHOD FOR PERFORMING ERROR CORRECTION USING ECC ERROR WORDS

```
SHIFT LEFT N TIMES 0\leqN\leq21
    UNTIL PO(0.9) = 0*
```



STORE N STORE ERROR PATTERN

TAKE P 1 PERFORM THE INDICATED SHIFT \& XOR OPERATIONS M TIMES $0 \leq M \leq 2047$
UNTIL P1 MATCHES ERROR PATTERN *


STORE M

* ERROR IS UNCORRECTABLE IF THIS STEP CANNOT BE COMPLETED


## METHOD FOR PERFORMING ERROR CORRECTION USING ECC ERROR WORDS



CHECK THAT ERROR FALLS WITH SECTOR

*THE ECC FIELD IS NOT STORED IN CORE, BUT IT IS PART OF THE FIELD THAT IS CORRECTABLE


# 6070 Series Cartridge DG/Disc Subsystem 

Subsystem Summary

| MNEMONIC (First controller) | DKP |  |
| :--- | :--- | :---: |
| MNEMONIC (Second controller) | DKP1 |  |
| DEVICE CODE | Switch select; |  |
|  | Standard are: |  |
|  | $33_{8}$ (primary) |  |
|  | $73_{8}$ (secondary |  |
| PRIORITY MASK BIT | 7 |  |
| SURFACES/UNIT | 4 |  |
| TRACKS/SURFACE | 408 |  |
| SECTORS/TRACK | 24 |  |
| WORDS/SECTOR | 256 |  |
| TOTAL STORAGE CAPACITY | $20,054,016$ bytes |  |
| MAX. TRANSFER RATE | 312,500 words/s |  |
| DATA CHANNEL LATENCY (Rd/W) | $1.04 \mathrm{~ms} / 1.15 \mathrm{~ms}$ |  |
| SEEK TIME (max/min) | $70 / 10 \mathrm{~ms}$ |  |
| SECTOR ACCESS TIME(max/min) | $25 / .12 \mathrm{~ms}$ |  |

s Sets Busy to 1, Sets Done to 0, and starts the command.
C Sets the Busy and Done flags to 0 and terminates execution of command in progress.
p Sets the Done flag to 0 , and starts the operation specified in the command register it that operation is a seek or recalibrate.
iorst Same as Clear.

## Accumulator Formats

SPECIFY COMMAND and CYLINDER DOA


COMMANDS:

| 00 | Read |
| :--- | :--- |
| 01 | Write |
| 10 | Seek |
| 11 | Recalibrate |

SPECIFY DISC ADDRESS and SECTOR COUNT
DOC

| DRIVE | F | D | SURF | SECTOR | - SECT CNT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0{ }^{0} 1$ | 2 | 3 | $4{ }^{4} 516$ | 7 8 9 10 |  |
| READ DISC ADDRESS |  |  |  |  | (DIC) |
| DRIVE | F | D | SURF | SECTOR | - SECT CNT |
| 011 | 2 | 3 | $4{ }^{4} 16$ | 7\| 7 [ 9 | 10111 |  |

READ STATUS
(DIA)

| D | SEEK DN |  |  |  | $V$ | B | U | R | SE | EC | AD | CE | DL | ER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

LOAD MEMORY ADDRESS REGISTER
(DOB)


READ MEMORY ADDRESS REGISTER
(DIB)


## INTRODUCTION

This disc subsystem includes a maximum of four moving head disc drives plus one or two controllers. The subsystem controller occupies a single slot of the computer chassis and directs the activities of the disc drives. Control over the subsystem may be shared between two NOVA line or ECLIPSE line central processors by installing a subsystem controller in each processor.

This section discusses the programming protocols for driving model 6070 disc cartridge units in both single and dual processor environments. Each disc unit contains four program-accessible surfaces. Surfaces 0 and 1 are on a platter in a removable disc cartridge; surfaces 2 and 3 are on a platter permanently located in the lower half of the drive unit. There are 408 cylinders in each unit, numbered $0-627_{8}$. Each of the four tracks in a cylinder contains 24 sectors, numbered $0-27_{8}$. Each sector contains an address header and a data field that stores $256\left(400_{8}\right) 16$-bit data words and a 16 -bit checkword. The data storage capacity is 6144 words/track or $10,027,008$ words/drive unit.

Data moves to and from the subsystem via the data channel at a maximum rate of 312,500 words per second. From 1 to 16 consecutive sectors in one cylinder - containing a total of 4096 words - can be transferred in one operation. The controller contains a 16-bit memory address register: it supports extended memory addressing on NOVA 3 computers and map selection on those ECLIPSE and NOVA computers with more than one data channel map.

## CONTROLLER REGISTERS

The disc drive controller contains four programaccessible registers: a 16 -bit Memory Address Register, a 16 -bit Status Register, a 16-bit combined Command and Cylinder Select Register, and a combined Disc Address Register and Sector Counter. The Memory Address Register is self-incrementing and contains the address of the next location whose contents are to be transferred to or from the disc subsystem via the data channel. The Status Register contains four Seek Done flags, a Read/Write (R/W) Command Done flag, a Unit Ready flag, a Valid Status flag, and seven Error flags.

The Seek Done flag and the R/W Done flag each initiate a program interrupt request when set to 1. The combined Command and Cylinder Select Register contains the last command issued to the subsystem and the number of the desired cylinder on the selected unit. The combined Disc Address Register and Sector Counter contains the number of the next surface and sector to be read or written and the two's complement of the number of sectors remaining to be read or written. The surface and the sector portions of this register self- increment immediately after each sector transfer.

## INSTRUCTIONS

Six instructions program data channel transfers to and from the subsystem. Three of these instructions supply the controller with all the necessary information for any disc operation. The remaining instructions allow the program to determine, in detail, the current state of the subsystem.

The device flag commands control the disc controller's Busy and Done flags as follows:
$f=s \quad$ Sets the Busy flag to 1 , sets the Done flag to 0 , sets the Address Error, End of Cylinder, Checkword Error, Data Late, and Unsafe flags to 0 , and initiates the operation specified by the contents of the Command Register.
$f=C \quad$ Sets the Busy flag to 0, sets the Done flag to 0 , sets all error flags to 0 , sets all Seek Done flags to 0 , and stops all data transfer operations; does not terminate a seek operation already in progress.
$f=\mathbf{P} \quad$ Sets the Done flag to 0 , sets all error flags to 0 and initiates the operation specified by the contents of the Command Register.
IORST Same as clear.
NOTE: The P flag command does not affect the controller's Busy flag. If the Busy flag is 0 and the program starts an operation with the P command, the controller does not initiate a program interrupt request at the conclusion of the operation unless it is a Seek or Recalibrate. The controller initiates an interrupt at the end of all Seek or Recalibrate operations.

## Instruction Coding Conventions

In the descriptions that follow, we use certain coding conventions to help you properly write the instructions for Data General's assembler. We describe those conventions in one of the appendices of this publication.

## Specify Disc Address And Sector Count <br> DOClfl ac,DKP

| 0 | 1 | 1 | $A C$ | 1 | 1 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Loads bits $0-15$ of the specified $A C$ into the controller's Disc Address Register and Sector Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specifed by F . The contents of the specified AC remain unchanged. The format of the accumulator depends on the contents of the Diagnostic Mode flag (bit 3) as follows:


| BITS | NAME | CONTENTS or FUNCTION |
| :---: | :---: | :---: |
| 0-1 | DRIVE | Selects drive 0-38 |
| $2^{1}$ | format | If 1 , places controller in FORMAT mode |
| $2.6{ }^{1}$ | TESt | In diagnostic mode, bits 2 and 6 specify test conditions as follows: <br> $0-0$ Test Buffer Control, (surf=0,2) <br> 0-1 Test Unsafe logic, (surf=1,3) <br> 1 - 0 Test CRC logic, (surf $=0,2$ ) <br> 1-1 Test Data Late logic (surf=1,3) |
| $3^{1}$ | DIAGNOSTIC MODE | If 1 , places controller in DIAGNOSTIC MODE |
| $4^{1}-6^{2}$ | SURFACE | Selects the surface (head) $\left(0-3_{8}\right)$ for the start of a Read or a Write operation |
| 7-11 | START <br> SECTOR | Selects the starting sector ( $0-27_{8}$ ) for the start of a Read or a Write operation. |
| 12-15 | -SECTOR COUNT | Two's complement of the number of sectors to read or write. |

[^10]
## Read Disc Address <br> DIC [f] ac,DKP



Places the contents of the controller's Disc Address Register and Sector Counter in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified accumulator is as follows:


| BITS | NAME | CONTENTS or FUNCTION |
| :--- | :--- | :--- |
| $0-1$ DRIVE Number (0-3) of the selected drive <br> When 1, the controller is <br> $3^{1}$ FORMAT DIAGNOSTIC <br> in FORMAT mode <br> If 1, controller is in DIAGNOSTIC mode <br> $4-6^{2}$ MODE <br> SURFACE Surface number (0-3) of <br> the selected head on the drive. <br> $7-11^{3}$ SECTOR Number of the sector (0-27 8$)$ <br> immediately following <br> the last sector read or written <br> $12-15$ -SECTOR Two's complement of the number <br> of sectors to read or write |  |  |

${ }^{1}$ When the Diagnostic mode bit is 1 the Format mode bit will always be 0 even when the controller is performing a Data Late or Checkword logic test.
${ }^{2}$ Bit 4 is the high order bit for the surface field; it must be zero at the start of all operations. Upon an End of Cylinder Error it is one.
${ }^{3}$ If a Read or Write operation ends at the last sector (278) of a surface, this field contains the value $30_{8}$.

## Read Status

DIA $/ f J \quad a c$, DKP

| 0 | 1 | 1 | $A C$ | 0 | 0 | 1 | $F$ | 0 | 1 | 1 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |

Places the contents of the controller's Status Register in bits $0-15$ of the specified AC. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified accumulator is as follows:

${ }^{1}$ More than one of these bits can be set at any time.
${ }^{2}$ This bit is used in dual CPU - multiple drive environments. It allows the program to test the status of a drive unit without first issuing a dummy Seek to guarantee its control of the shared subsystem. When 0 , the bit indicates that the controller lost control of the subsystem before status was read and the word returned may be inaccurate. The programming considerations for dual CPU operation are discussed later in this section.
${ }^{3}$ Reset the Unsafe flag with an S, C, P, or IORST command, but this action will not remove the drive's Unsafe condition. Try to remedy the Unsafe condition by powering down the drive, and then restarting it.

## Specify Command And Cylinder

## DOA[f] ac,DKP

| 0 | 1 | 1 | AC | 0 | 1 | 0 | F | 0 | 1 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Loads bits $0-15$ of the specified $A C$ into the controller's combined Command and Cylinder Select Register. After the data transfer, sets the controller's Busy and Done flags according to the function specified by $\mathbf{F}$. The contents of the specified AC remain unchanged; the format of the accumulator is as follows:

| C | CLR SEEK DN | CMND | CYLINDER |
| :---: | :---: | :---: | :---: |
| 011 | ${ }_{2}{ }^{1} 3 \left\lvert\, \begin{aligned} & 3\end{aligned}\right.$ | 5\|6 |  |
| BITS | NAME | CONTENTS or FUNCTION |  |
| 0 | CLEAR |  | Sets the status register's DC Done lag to 0 ; sets the following error flags to O : Address Error, Checkword Error, End of Cylinder, and Unsafe |
| 1-4 | CLEAR SEEK DONE |  | Sets the Seek Done flags to 0 on drives 0-3, respectively |
| 5-6 | COMMAND |  | Specifies the command for the selected drive as follows: <br> 00 Read <br> 01 Write <br> 10 Seek <br> 11 Recalibrate |
| 7-15 | CYLINDER |  | Specifies desired cylinder 0-627 ${ }_{8}$ ) for a Seek. Read or Write operation |

## Load Memory Address Counter <br> DOB[f] ac,DKP

| 0 | 1 | 1 | AC | 1 | 0 | 0 | $F$ | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Loads Bits $0-15$ of the specified AC into the controller's Memory Address Counter. After the data transfer, sets the controller's Busy and Done flags according to the function specified by F . The contents of the specified AC remain unchanged; the format of the accumulator is as follows:

| B MEMORY ADDRESS |  |  |
| :---: | :---: | :---: |
|  | $2{ }^{2}$ |  |
| BITS | NAME | CONTENTS or FUNCTION |
| $0^{\prime}$ | MAP | If $O$, selects data channel map $A$ <br> If 1 , selects data channel map B |
| 1-15 | MEMORY ADDRESS | Location of the next memory word for a data channel transfer |

${ }^{1}$ Only on NOVA or ECLIPSE computers with more than one data channel map. In all cases, however, this bit may be altered by a carry from the low order bits during a data transfer.

## Read Memory Address Register DIB[f] ac,DKP

| 0 | 1 | 1 | AC | 0 | 1 | 1 | F | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

Places the contents of the controller's Memory Address Register in bits $0-15$ of the specified AC; sets bit 0 to 0 . After the data transfer, sets the controller's Busy and Done flags according to the function specified by $F$. The format of the specified AC is shown below.
note: At the end of a Write operation, the Memory Address Register points to a memory location one greater than that of the most recent word written to disc.


| BITS | NAME | CONTENTS or FUNCTION |
| :--- | :--- | :--- |
| $0^{1}$ | MAP | If 0, data channel map $A$ is selected <br> If 1, data channel map $B$ is selected |
| $1-15$ | MEMORY <br> ADDRESS | Location of the next memory word <br> for a data channel transfer |

[^11]
## PROGRAMMING

Programming the subsystem for data channel transfers to or from a model 6070 high density disc unit proceeds in three phases: i) selecting the drive, the surface and the sector; ii) positioning the heads over the correct cylinder; and iii) initiating the Read or Write operation. After issuing commands in any phase, check the controller's Status Register for errors before proceeding to the next phase.

The programming descriptions that follow assume three configuration restrictions: $i$ ) that the disc cartridge subsystem contains a single disc drive; $i i)$ that it exists in a single CPU environment (i.e., only a single CPU connects to the disc subsystem and the subsystem controller in that CPU has been configured for single CPU operation); and iii) the CPU is dedicated to the disc subsystem (i.e. its ION flag is set to 0 .) The programming discussion that follows can be easily extended to interrupt-driven service routines, but certain additional precautions must be considered when a disc subsystem contains more than one drive, or when it operates in a dual CPU environment. Multiple drive considerations and dual processor considerations are described at the end of this section.

The descriptions of Phases I, II and III assume that each operation proceeds without errors. Subsystem error conditions that can occur during each phase are discussed later in this section.

## Phase I: Select the Drive, Surface, Sector and Number of Sectors

Perform the initial selection of a disc drive as follows: Issue a Specify disc address and sector count instruction (DOC) to the controller with no device flag command. Use appropriate accumulator fields to select the drive, $0-3_{8}$, the surface, $0-3_{8}$, the first sector, $0-27_{8}$, to be read or written, and the two's complement of the number of sectors to be transferred in the operation (the subsystem can transfer, at most, $16_{10}$ consecutive sectors in one operation. Take care to ensure that the parameters specified in this initial selection do not exceed the capacity of the drive.

After selecting the drive unit, check its status to verify the unit is ready to perform an operation. Issue a Read status instruction (DIA) with no flag command, and then examine the Ready flag (bit 9). If the Ready flag is 1, proceed to Phase II. If the Ready flag is 0 , do NOT issue any commands to that drive unit.


## Phase II: Position the Heads

Move the heads to the desired cylinder using a Specify command and cylinder instruction (DOA) plus a $\mathbf{P}$ command. Use the appropriate accumulator bits to clear R/W Done and Seek Done on the selected drive and use the appropriate accumulator fields to specify both a cylinder address and the Seek command.

The $p$ flag command initiates the seek operation without affecting the controller's Busy flag. $P$, however, sets the Done flag to 0 .

While the drive is seeking, the Unit Ready and Seek Done flags for the selected drive are 0; at the conclusion of the seek operation, the controller sets the Seek Done flag for the selected drive to 1 in the subsystem Status Register.

After the specified drive completes the seek operation, examine the status register to determine that no errors occurred: Issue a Read status instruction; check both the Unit Ready (bit 9) and the Error flag. If there are no errors proceed to phase III.

## Phase III: Read or Write

A Read operation transfers blocks of data from a sector on disc to the computer's memory via the data channel; a Write operation transfers blocks of data from the computer's memory to a sector on disc via the data channel. A block is 25616 -bit words. One to 16 blocks can be transferred in one Read or Write operation. Multiple block transfer operations read or write consecutive disc sectors from one disc cylinder -- the sector that follows sector $27_{8}$ on a surface is sector 0 on the next surface.

## Read

Specify the starting address of the area in memory for the transfer using a Load memory address register instruction (DOB). Use the appropriate accumulator field to specify the 16 -bit address of the memory location to receive the first word read from disc. The Specify disc address and sector count instruction (DOC) issued during Phase I specified the disc surface to be read, the number of sectors to be read and the number of the starting sector.

Issue a read command using the Specify command and cylinder instruction (DOA) along with an 5 flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the Read operation and a cylinder address. (The cylinder number must match that of the cylinder being read; it is used by the controller for address checking at the start of each 256 -word sector transfer in the Read operation.)

The sflag command sets the Busy flag to 1, sets the Done flag to 0 , and initiates the Read operation.

At the start of the operation, the drive waits until the desired sector passes under the specified head; it reads the address field from that disc sector, and the controller performs an address check: The cylinder address read from the sector address field must match that posted in the Specify command and cylincler instruction, and the sector and surface number contained in the address field must match those contained in the Disc Address Register. If the address check is successful, the drive continues the operation and reads the sequential data bits from the sector, and calculates a 16 -bit checkword from the serial data.

The controller builds 16 -bit words from serial data and transfers them to the first of two sector buffers. When this buffer is filled the second buffer begins filling while the contents of the first buffer moves to memory via the data channel. Each time a word is transferred to memory, the controller automatically increments its memory address register by one.

The controller increments its sector counter by 1 just after the address check. After the drive reads the data portion of the sector, the drive reads the 16 -bit
checkword that follows the data, and the controller verifies that it matches the checkword it calculated while data was read from disc.

As the drive finishes reading a sector it prepares to read the next sector if the controller's sector counter did not overflow after the address check for the sector just read; the process repeats until either the sector counter overflows or the drive reads the last sector on a surface. After reading the last sector on surfaces $0-2$, the controller automatically changes the surface and sector address in the Disc Addressa Register to specify the first ( 0 ) sector on the next surface of the sames cylinder, and the drive continues reading from that sector.

A Read operation continues until the sector counter indicates, by overflowing, that the specified number of sectors have been read. Upon completing the Read operation, the controller sets its Busy flag to 0 and its Done flag to 1 , initiating a program interrupt request.


## Write

Specify the starting address of the area in memory for the transfer using a Load memory address register instruction (DOB). Use the appropriate accumulator field to specify the 16 -bit address of the first word in memory that will be written to disc. The Specify disc address and sector count instruction (DOC) issued during Phase I specified the disc surface to be written, the number of sectors to be written and the number of the starting sector.

Issue a Write command using the Specify command and cylinder instruction (DOA) plus an $\mathbf{S}$ flag command. Use the appropriate accumulator bits to clear both the R/W flag and the Seek Done flag for the specified drive, and use the appropriate accumulator fields to specify both the Write operation and a cylinder address. (The cylinder number must match that of the cylinder to be written; it is used by the controller for address checking at the start of each 256 -word sector transfer in the Write operation.)

The s flag command sets the Busy flag to 1 , sets the Done flag to 0 , and initiates the Write operation.

The controller immediately begins transferring 256 words of memory via the data channel to one of the controllers two 256 -word buffers. The drive waits until the desired sector passes under the specified head; it then reads the address field from that disc sector and the controller performs an address check. The cylinder address read from the sector address field must match that posted in the Specify command and cylinder instruction, and the sector and surface numbers contained in the address field must match those contained in the disc address register. If the address check is successful, the drive continues the operation and writes the sequential data bits to the sector.

The controller takes 16 -bit data words from the active sector buffer and transfers them serially to the drive unit while continually recalculating a 16 -bit cyclic checkword from the serial data.

After the drive writes 256 words to the sector, the controller transfers the checkword it calculated during the transfer to the disc unit. The drive writes the 16 -bit checkword to disc immediately following the data.

As the controller finishes the address check it increments its sector counter by 1 ; if the counter does not overflow, the controller prepares for the next sector's transfer by immediately requesting data via the data channel to fill a second 256 -word sector data buffer. Only if all 256 words for a sector are in a sector buffer at the end of the address check for that sector can a transfer take place, otherwise the controller terminates the transfer and posts a Data Late error (See Data Late errors described later in this section.) This process repeats until either the sector counter overflows or until the subsystem

## 6070 Series Cartridge DG/Disc Subsystem

writes the last sector on a surface. After writing the last sector on surfaces 0,1 or 2 is written, the controller automatically changes the surface and sector address in the Disc Address, Register to specify the first ( 0 ) sector on the next surface of the same cylinder, and the drive, continues writing on that sector.

A Write operation continues until the sector counter indicates, by overflowing, that the specified number of sectors have been written. Upon completing the Write operation, the controller sets its Busy flag to 0 and its Done flag to 1 , initiating a program interrupt request.


## FORMATTING

Data General's high density disc cartridge subsystems require that all disc data surfaces be formatted before a subsystem will properly function. The format delineates an address field and a data field in each sector of every track of a surface. The address field of a sector is a coded header that precedes the data area of the sector and contains the sector's logical address. The purpose of the format is threefold: 1) it provides information for address checking by the subsystem (transparent to the programmer) before each data transfer; 2) it carries a bad sector flag (transparent to the programmer) which can be set during formatting -- the controller checks the flag before each data transfer 3) it provides splice areas that separate the address field from the data field in a sector while giving read and write controls time to properly initialize and settle prior to a data transfer.

The format field contains a gap or splice area followed by twenty-four 16 -bit words. The first 22 words, all containing zeros, and a 23 rd word containing $000011_{8}$, form a synchronization field. The next 17 bits (the 24th word and most significant bit of the 25 th word) is the address field containing the cylinder, sector and surface numbers.

Another splice field follows the format field, and it is followed, in turn, by a synchronization field of all zeros, a single sync bit (1), the 256 -word data area, and its checkword. Zeros fill the remainder of the sector.

If the Status Register repeatedly indicates an address error after many failures to read or write an area on the disc, the area in question (possibly one sector, or several adjacent sectors on one surface) may need reformatting.

A sector that consistantly yields address or checkword errors may be damaged and unusable. If so it may be marked as a bad sector by setting the bad sector flag bit (bit 14 of the 23 rd word in the format field). When this bit is 1 the controller will neither read nor write on that sector. If it encounters a bad sector during a read or write, it will immediately halt the operation and initiate an interrupt request, as it does on an address error.

Typically, disc cartridges obtained from Data General are completely formatted before they are shipped; cartridges obtained elsewhere must be formatted by the customer. Should the fixed platter in a disc unit be removed or replaced, it, too, requires reformatting.

Data General provides a stand-alone program that will format all the sectors/surfaces of a disc unit. The program can also format a single sector, several sectors, or one cylinder of the drive. The formatter program is available on paper tape ( $D G C$ no. 095-000670), and its operation is described in a companion program listing, ( $D G C$ no. 096-000670).

Whenever any sector is reformatted, all the data in that sector is lost. Formatting is done independently of and before initializing a disc for use with a Data General operating system.

## DIAGNOSTIC MODE

Diagnostic mode permits testing of the drive and controller logic. There are four Diagnostic testing modes:

- Buffer Control Logic test
- Unsafe Logic test
- CRC Logic test
- Data Late Logic test

The Buffer Control test evaluates the logic by permitting the programmer to read back the data most recently written to the buffers. The Unsafe test evaluates the unsafe error control logic by creating an unsafe condition (the heads must be unloaded and reloaded to restore operating condition). The CRC test evaluates the CRC generator and the checkword compare logic by inhibiting the CRC generator during a write. The Data Late test evaluates the error control logic by creating a data late condition (three or more sectors must be transferred).

Diagnostic mode is selected by setting bit 3 of the specified accumulator to 1 , during a Specify disc address and sector count instruction. When bit 3 is a 1 , the value of bits 2 and 6 of the specified accumulator selects the type of test to be performed. In Diagnostic mode bit 2 no longer selects Format mode, but it is used to specify the type of Diagnostic mode. Bit 6 still selects the surface, but its value is also employed to select the type of Diagnostic mode. When in Diagnostic mode, the diagnostic test that corresponds to the content of these two bits is shown in the table below.

| BIT 2 | BIT 6 | TEST |
| :---: | :---: | :--- |
| 0 | 0 | Buffer Control test |
| 0 | 1 | Unsafe test |
| 1 | 0 | CRC Logic test |
| 1 | 1 | Data Late test |

## TIMING

The discs in the drive unit rotate at 2400 rpm ; a complete revolution requires 25 ms . A register within the drive (transparent to the programmer) continually indicates to the controller the number of the sector presently passing under the heads. This feature allows the subsystem to carry out a Read or Write operation the first time the desired sector passes under the head.

The minimum sector access time is that required to read the address field at the start of a sector - 120us; the maximum access time is that needed for a full
revolution plus the address field time -25.1 ms ; the average sector access time is 12.6 ms .

A sector passes under a head in 1.04 ms ; the data portion of that sector passes under the head in 819us. This corresponds to an average data transfer rate of $312,500 \mathrm{wps}$. The controller can buffer two sectors for the data channel. When one or two sectors are transferred this permits an unlimited latency period. If three or more sectors are transferred, the maximum allowable data channel latency is 1.04 ms on a sector transfer. When a sector buffer is transferred, the controller passes four words consecutively then frees the data channel for one request enable cycle, and then passes four more words. If the entire sector is not transferred within the 1.04 ms time limit, the transfer is terminated and both the Data Late flag and the Error flag are set to one.

The time required to position the heads (seek time) depends on the number of cylinders the heads must cross to reach the destination cylinder, seek time is direction-independent. The minimum seek time is that for a single cylinder seek - 15 ms ; the maximum seek time is that needed to travers all cylinders 100 ms .

The Recalibrate operation moves the heads back to cylinder 0; but it progresses more slowly than a Seek to that cylinder, to protect the head moving mechanism and to reset its controls in an orderly manner. The maximum recalibrate time is approximately 200 ms .

NOTE: Issue no commands to the disc controller for at least 50us after the start of a Seek or Recalibrate operation.

## ERROR CONDITIONS

## During Initial Selection (Phase I)

Initial selection errors are those that appear subsequent to recent disc Read and Write operations, and are unrelated to commands issued in Phases I or II.

## Absence of Valid Status

In single CPU subsystems, the entire disc subsystem remains dedicated to one controller. The Valid bit may reamin 0 in single CPU subsystems if the subsystem controller has been improperly configured for a single CPU environment.

In dual processor environments, the absence of a Valid bit indicates that when the controller read the status of a specified drive unit, it did not have access to the subsystem; and the status word returned may be suspect. (In dual CPU systems, access to the entire disc subsystem is provided exclusively to one controller at a time, on a demand basis. Refer to the dual CPU discussion, following Error Conditions.)

Specifically, a status word returned with the Valid bit equal 0 is incorrect if drive unit selection was changed (i.e., by a Specify disc address instruction (DOC) ) after the Valid bit went to 0 . To ensure that the status from a drive is not suspect, issue a Seek command (to any cylinder, any drive), wait at least 50 us , reselect (if necessary) the desired drive as in Phase I, and then reread Status until the Valid Status bit equals 1 .

## Unsafe Error

If the Unsafe flag is 1 , the Unit Ready flag is 0 . Issue an $\mathbf{s}, \mathrm{C}, \mathrm{P}$, or IORST to set the Unsafe flag in the controller to 0 ; however, this action will usually not remove the drive unit's unsafe condition. (Momentarily toggling the LOAD/RUN switch on the 6040 series drive control panel to LOAD and then back to RUN, or powering down the drive and then restarting it will usually clear the Unsafe condition.)

If a drive's Unsafe condition persists after the Unsafe flag is set to 0 in the controller, the controller's Unsafe flag will not return to 1 again until either $i$ ) another unsafe drive unit is selected or ii)the original unsafe unit is first deselected (Specify ... another drive) and then reselected.

## During Head Positioning (Phase II)

If the program issues a Specify command and cylinder instruction (DOA) that initiates a Seek operation to a non-existant cylinder (i.e., greater than $627_{8}$ ), the seek operation immediately terminates, and both the Seek Error and the Seek Done flag are set to 1 ; then a program interrupt request is initiated. If any Seek operation to a valid cylinder number results in a Seek Error, perform a reasonable number of seek retries.

## Seek Retry

A seek retry is a Recalibrate operation followed by another attempt to position the heads over the desired cylinder. The Recalibrate operation is a hardware recovery sequence that moves the heads of the selected drive over cylinder 0 and resets the head positioning control in that drive.

Recalibrate the drive using a Specify command and cylinder instruction (DOA) plus a P flag command. Use the appropriate accumulator bits to clear both the the Seek Done flag for the selected drive unit and the R/W Done flag; use the appropriate accumulator field to specify a Recalibrate operation. The cylinder address field is ignored in a Recalibrate operation.

The $\mathbf{P}$ flag command sets the Done flag to 0 and initiates the operation without affecting the controller's Busy flag. While the drive is recalibrating, the Unit Ready and the Seek Done flags for the specified drive are 0 ; at the conclusion of the operation, the controller sets the Seek Done flag for the appropriate drive, and initiates a program interrupt request.

At the conclusion of the recalibrate operation, increment a seek retry counter (see Initial Selection and Head Positioning flowchart) and try again to position the heads over the desired cylinder. If, after several attempts, the drive does not successfully position the heads over the desired cylinder, that drive and/or the subsystem may be faulty.

## During Reading

If the program specifies a non-existant sector (i.e., greater than $27_{8}$ ), the controller sets the contents of the Sector Register value to zero and increments the surface by 1. If, after incrementing, the resulting surface address is 1,2 or 3 , the Read operation begins at the first sector of that surface. If the resulting surface address is 4 (a non-existant surface), an End of Cylinder Error occurs.

## End of Cylinder Error

An error can occur when the disc subsystem attempts to Read past the last sector on surface 3. If the read operation does not terminate (i.e., the sector counter does not overflow) after reading sector $27_{8}$ on that surface, both the Error and the End of Cylinder Error flags are set to 1 and the Read operation terminates. The sector counter remains at its incremented value, the controller forces both the sector and the surface addresses to 0 and also increments by 1 whatever value is in the unused head address field (bit 4) of the controller's Disc Address Register. (See description of Read disc address instruction.) The controller sets its Busy flag to 0 , its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field precedes each sector on the drive identifying its surface, cylinder and sector position. Before the controller reads data from a specified sector, it performs an address check. If the controller reads an address from the address field that does not match that in the Disc Address Register, the controller sets both the Error and the Address flags to 1 , and the Read operation terminates immediately. The controller sets the Busy flag to 0 , the Done flag to 1 , and initiates a program interrupt request.

After an address error, the Sector Counter and the Sector Address register retain the values they had when the error occurred. That is, the Sector Counter retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to read in the operation.

Repeated Address errors from the same sector(s) on the disc cartridge may indicate damage to the magnetic media, or it may indicate those sector(s) need reformatting. (See Formatting, described earlier.)
need reformatting. (See Formatting, described earlier.)

## Checkword Error

Each time the subsystem writes data to disc, it appends a 16 -bit checkword to the 256 -word data block. While the controller reads the data from a sector, it continually computes a checkword from the data stream from disc and compares it to the checkword written at the end of the data block on the disc. If the checkwords differ, the controller sets both the Error and the Checkword flags to 1, and the Read operation terminates at the end of the sector even if there are more sectors to read. The controller sets the Busy flag to 0 , the Done flag to 1, and initiates a program interrupt request. A checkword error indicates that at least one data word read from the sector is erroneous.

After a Checkword error, the Sector Address Register points to the sector following that in which the error occurred. The Sector Counter contains the two's complement of the number of sectors not including the faulty sector that remain unread after the error.

## Sector Error

A Bad Sector flag immediately precedes the address field sync bit. This bit identifies that sector as having hardware damage (i.e., a scratch or other damage to the magnetic surface). It is set during a format. If the controller detects a Bad Sector flag during a read, it sets both the Error and the Bad Sector flags to 1, and the read operation terminates immediately. The controller sets the Busy flag to 0, the Done flag to 1 , and initiates a program interrupt request.

After a bad sector error, the sector counter and the sector address register retain the values they had when the error occurred. That is, the sector address register retains the number of the bad sector and the sector counter contains the two's complement of the number of sectors left to read in the operation.

## Data Late Error

If neither sector buffer is completely empty at the end of the address check (as the controller begins to read a sector), both the Error and the Data Late flags are set to 1 . The Sector Counter increments (by 1) at the end of the address check, reading continues on the current sector, the Sector Address register increments (by 1) as the end of the sector passes under the head and then the operation ends (even if there were more sectors to read.) The controller sets the Busy flag to 0, the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that at least one sector did not completely transfer to memory. Both the sector that encountered the Data Late error and the two preceding sectors may be erroneous. As a precaution, retry the sector that encountered the Data Late error, as well as both sectors (if any) preceeding it if they were part of the
failing transfer.
After a Data Late error, the Sector Address Register points to the sector following that in which the error occurred. The Sector Counter contains the two's complement of the number of sectors not including the faulty sector that remain unread after the error.

## Errors During Writing

If the program specifies a non-existant sector (i.e., greater than $27_{8}$ ), the controller sets the contents of the Sector Register to zero and increments the surface by 1. If, after incrementing, the resulting surface address is 1,2 or 3 , the Write operation begins at the first sector of that surface. Otherwise, an End of Cylinder Error occurrs.

## End of Cylinder Error

An error can occur when the disc subsystem attempts to Write past the last sector on surface 3 . If the write operation does not terminate (i.e. if the Sector Counter does not overflow) after reading sector $27_{8}$ on that surface, both the Error and the End of Cylinder Error flags are set to 1, and the operation terminates. The sector counter remains at its incremented value, the controller forces both the sector and the surface addresses to 0 and also increments by 1 , what ever value is in the unused head address field (bit 4) of the controller's Disc Address Register. (See description of Read disc address instruction.) The controller sets its Busy flag to 0 , its Done flag to 1 and initiates a program interrupt request.

## Address Error

An address field precedes each sector on the disc unit containing its surface, cylinder and sector position. Before the controller writes data to a specified sector, it performs an address check. If the controller reads an address from this field that does not match that in the Disc Address Register, the controller sets both the Error and the Address Error flags to 1, and the Write operation terminates immediately. The controller sets the Busy flag to 0 , the Done flag to 1 and initiates a program interrupt request.

After an address error, the Sector Counter and the Sector Address register retain the values they had when the faulty sector came under the head. That is, the Sector Counter retains the number of the faulty sector and the sector counter contains the two's complement of the number of sectors left to write in the operation.

Repeated Address errors from the same sector(s) on the disc cartridge may indicate damage to the magnetic media, or it may indicate those sector(s) need reformatting. (See Formatting, described earlier.)

## Sector Error

A Bad Sector flag immediately precedes the address field sync bit. This bit identifies that sector as having hardware damage (i.e., a scratch or other damage to the magnetic surface). It is set during a format. If the controller detects a Bad Sector flag during a write, it sets both the Error and the Bad Sector flags to 1, and the write operation terminates immediately. The controller sets the Busy flag to 0 , the Done flag to 1 , and initiates a program interrupt request.

After a bad sector error, the sector counter and the sector address register retain the values they had when the error occurred. That is, the sector address register retains the number of the bad sector and the sector counter contains the two's complement of the number of sectors left to write in the operation.

## Data Late Error

If one buffer is not completely filled as the controller finishes the address check portion of a sector write, both the Error and the Data Late flags are set to 1. Writing continues on the present sector, but at the end of that sector, the operation terminates. The controller sets the Busy flag to 0 , the Done flag to 1 and initiates a program interrupt. The Data Late flag indicates that one sector was not transferred from memory before the preceding sector had been written to disc. Only the sector that encountered the Data Late error will be erroneous. Retry that sector.

After a Data Late error, the Sector Address Register points to the sector following that in which the error occurred. The Sector Counter contains the two's complement of the number of sectors, not including the faulty sector, that remain unwritten after the error.

## MULTIPLE DRIVES

In a multiple drive subsystem, any unit may initiate a Seek or Recalibrate operation while other units are performing head positioning commands. The subsystem can also overlap Seek or Recalibrate operations on several drives with a data transfer on a single drive - but all the commands to seek or recalibrate must precede the command to start reading or writing. The following discussion points out the programming considerations when taking advantage of this ability to perform multiple operations.

## Phase I Considerations

Issue the Specify disc address and sector count instruction if no disc unit in the subsystem is performing a Read or Write operation. Deselecting a drive engaged in a data transfer will immediately terminate that transfer.

If commands to the subsystem are to be overlapped, only the accumulator field specifying unit number is significant, and the other fields may be set to zero. (The unneeded fields may not, however, specify parameters that exceed the capacity of the unit.)

## Phase II Considerations

Initiate a head positioning operation on the unit selected in Phase I, as described previously. Overlap it with a head positioning operation on a different unit as follows: branch immediately to Phase I, specify and check status on the new unit, and then return to Phase II to start the new operation. Repeat this sequence until all the overlapped positioning operations have been started.

Next, determine which drive is to perform the first data transfer. The decision may, in many cases, be dictated by priority. But in those cases where its possible to simply initiate a transfer on the first available drive, repeatedly issue Read status instructions to examine the Seek Done flags and pick the first available unit.

After choosing a unit for the data transfer, issue a Specify disc address and sector count instruction (DOC)to reselect that unit and establish parameters for the transfer.

Check the selected unit's status by issuing a Read status instruction (DIA). Check both the Unit Ready flag and the Error flag, If there are no errors, proceed to Phase III.

NOTE: If a Seek error occurs perform one Seek Retry (described earlier); but, if possible, move on to initiate a transfer on another disc unit. Wait for a retry to finish only if the drive involved must perform the next data transfer.

## Phase III Considerations

Once a unit has been selected for a read or write operation at the end of Phase II, begin the data transfer exactly as described earlier. Starting the read or write operation with an 5 flag control does not affect the values of the Seek Done flags. Do not issue a Specify disc address instruction (DOC) to the subsystem until both the Done flag and the R/W Done flag (in the Status Register) are set to 1.

It is safe to issue a Read status instruction anytime to determine whether any seek operations overlapped in Phase II have finished. This may be useful in choosing the next unit for a transfer and for preparing that transfer.

After the transfer, issue a Read status instruction. Once status has been read, either: check for errors in the present transfer; or, if possible, save the status word, reselect units and start the next transfer before checking the present one for errors.

## DUAL PROCESSOR CONSIDERATIONS

The disc subsystem hardware imposes certain restrictions on the program when the subsystem operates in a dual processor (shared disc) environment. The dual access mechanism switches access to the entire subsystem from one controller to the other on a demand basis, in conjunction with timing and command protocols.

Each processor obtains subsystem control by issuing head positioning commands. Once established, this control may be maintained by issuing other head positioning commands prior to completion of a three second subsystem timeout interval. Completion of a read or write immediately terminates subsystem control. The other processor must wait for service until the processor in control has completed its task.

The description and flowcharts below describe non-interrupt driven procedures for operating a single drive subsystem in a shared disc environment. These procedures focus on maintaining the integrity of the subsystem only at the hardware level. The concepts can be extended to support interrupt drivers for multiple drive subsystems.

A separate protocol is needed to maintain data integrity within the file structure. A simple file protocol, for example, might assign a number of blocks to one processor for unrestricted use (including writing) while assigning the remaining blocks to the other processor. In general, the protocol is implemented using some communication link between processors to allow conflict arbitration. Data General's Real Time Disc Operating System (RDOS) uses the facilities of the model 4240 Interprocessor Bus for resolving conflicts in the dual CPU environment.

Program a shared dise subsystem in three phases: i) select the disc unit and specify parameters for the transfer; $i$ i) position the heads over the desired cylinder and gain access to the subsystem; and iii) initiate the transfer.

## Phase I, Initial Selection

Set up the subsystem control as described previously in Phase I, Programming. Do not read status.

## Phase II

Issue a Specify command and cylinder instruction (DOA) with a P appended to it as described previously. Wait at least 50 microseconds after issuing the seek command and then issue a Read status instruction (DIA). Verify that the Valid Status flag (bit 6) is 1. The controller receives access to the subsystem for a maximum of 3 seconds after the Valid Status flag in its Status Register becomes 1. Continue reading status until both the Seek Done flag and the Unit

Ready flag are 1. If the Error flag is 0 , proceed to Phase III.

If the Error flag is 1 , then the seek may be retried several times. Since the processor reasserts control of the subsystem for three seconds each time a seek or recalibrate command is issued, limit the number of retry operations to avoid locking out the other processor. Note that only track positioning commands assert control of the subsystem; no other commands will restart the three second timeout.

## Phase III

Initiate the data transfer as previously described. The processor unconditionally loses control of the subsystem at the end of a data transfer operation or three seconds after the last track positioning command, whichever comes first.

After a data transfer, the contents of the Status Register remain unchanged in the controller until the controller issues a Specify disc address instruction (DOC) that alters the disc unit selection.

NOTE: The Valid Status flag returned in the Status Register at the conclusion of a data transfer will always be 0. If the program has not issued an initial selection command or a device flag command ( $\mathbf{S}, \mathbf{C}, \mathbf{P}$ ), the contents of the Status Register remain valid. If the data transfer terminates because of a timeout (3s), restart the entire process beginning with Phase I.




## SECTION VI

## ANALOG / DIGITAL DIGITAL / ANALOG

4120 SERIES A/D CONVERSION SUBSYSTEM

4180 SERIES D/A CONVERSION SUBSYSTEM

## INTRODUCTION TO DGC A/D AND D/A SUBSYSTEMS

The DGC Analog Data Conversion System provides a means for interfacing DGC computers to a wide range of analog devices. The Analog/Digital Conversion Subsystem, built around a 10 - or 12 -bit analog-to-digital (A/D) converter, serves the input function, converting external analog signals into digital data for the central processor. The output function is provided by the Digital/Analog Conversion Subsystem, which uses a 12-bit digital-to-analog (D/A) converter to translate digital data from the computer into analog signal voltages available to external devices.

## ANALOG AND DIGITAL DATA

## Analog Data

For the purposes of this chapter, analog data consists of voltages whose magnitudes represent, and are proportional to, numeric values. The subsystems may be configured to provide measurements in the following ranges: $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to 5 V (A/D only), and 0 to 10 V . The $\mathrm{A} / \mathrm{D}$ and the D/A subsystems may have the same range, or their ranges may be chosen independently.

The total voltage span, either 5,10 , or 20 volts, is known as the "full scale range" (FSR). An analog range is called "unipolar" if it includes only non-negative voltages, "bipolar" if it encompasses both positive and negative voltages. The maximum value within a range is known as "plus full scale" (+ FS). For a unipolar range, the minimum value is 0 volts. For a bipolar range, 0 volts in the mid-range value, and the minimum value is called "minus full scale" (-FS).

## Digital Data

While analog values (voltages) are continuous over their range, digital data (binary numbers) are dis -crete--only certain values within the range can be represented. For an n-bit converter these values are the $2^{n}$ different $n$-bit binary integers. They are interpreted in the unipolar case as unsigned integers within the range 0 to $2^{\mathrm{n}}-1$, and in the bipolar case, with the most significant bit acting as the sign, as signed integers between $-2^{n-1}$ and $2^{\mathrm{n}-1}-1$, inclusive, where two's complement form is used for the negative integers.

## Analog/Digital Data Correspondence

In both cases these $2^{n}$ numbers define only $2^{n}-1$ intervals, but the analog range is divided into $2^{n}$ discrete values, where the difference from one value to the next corresponds to a digital increment equal to the least significant bit (LSB). In this way the "analog LSB", i.e., the voltage increment corresponding to the digital LSB, equals $1 / 2^{\mathrm{n}}$ of the analog full scale range (FSR), and the analog value represented by each bit position is an exact binary fraction of this full scale range.

The minimum digital value ( 0 for unipolar, $-2^{n-1}$ for bipolar) corresponds to the minimum analog value ( 0 or -FS ), but the maximum digital value ( $2^{\mathrm{n}}-1$ or $2^{\mathrm{n}-1}-1$ ) actually represents an analog value one analog LSB less than the nominal full scale range. Just as the negative numbers outnumber the (non-zero) positives by one (since 0 is represented, as are the positive numbers, with a 0 sign bit), the actual analog range extends one LSB further in the negative direction than in the positive direction. Thus, the actual maximum analog value ( + FS) is either FSR - LSB (unipolar) or $1 / 2$ FSR - LSB (bipolar).

For example, for a 12 -bit converter with a $\pm 5$ volt range, $\mathrm{FSR}=10$ volts, and $\mathrm{LSB}=\mathrm{FSR} / 2^{\mathrm{n}}=$ $10 \mathrm{~V} / 2^{12}=.0024$ volt. $-\mathrm{FS}=-5.000$ volts, but $+\mathrm{FS}=5.000-.0024=4.9976$ volts. (The term "full scale" (FS), without a sign prefacing it, usually means the nominal full 5 volts.)

## Digital Representation of Analog Data

The digital values input or output by a converter consist of either ten or twelve bits of data. This number of bits is referred to as the "resolution" of the converter. When expressing a converter's n-bit digital value in a full 16-bit computer word, the $n$-bit field of data is right-justified--that is, the least significant data bit occupies the right most position, bit 15. Ten-bit values take up bits 6 through $15 ; 12$-bit values occupy bits 4 through 15. Note that this means that the same bit position in two converters with identical ranges but of different resolutions will not represent the same analog voltage level.

When transferring digital values from the computer to a D/A converter, only the rightmost twelve bits of the 16 -bit computer word are of importance-the extra high-order bits are ignored and hence may have any value. When reading digital values into the computer from an $A / D$ converter, the extra high-order bits are set by the converter subsystem to fill out the data word according to one of two conventions, one for unipolar ranges, the other for bipolar ones. No sign bit exists in the unipolar case; the extra high-order bits are set to 0 . This allows the program to operate on unipolar inputs as if they were normal positive integers. In the bipolar case, the sign of the converter's digital value (the most significant bit in the n-bit field) is extended to the left. In other words, all of the extra high-order bits are set to 0 for a positive converter value and to 1 for a negative value. This convention allows the program to operate on bipolar values as if they were regular signed integers.

The four possible A/D converter data formats are:


Although the digital values from the $A / D$ converter will necessarily fall within the $n$-bit range of the converter, normal arithmetic operations on these values can be performed with valid results within the full 16 -bit range of the computer. However, if it is desired to keep the results within the converter range (e.g., in order to convert them back to analog form via a D/A converter), care must be taken to check and provide for overflow and underflow out of the narrower range of the converter.

The following table shows the correspondence between analog and digital values for the 10 -bit $A / D$ converter and the 12 -bit $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters with nominal ranges of 0 to V volts (unipolar) and $\pm \mathrm{V}$ volts (bipolar). " +V " represents the nominal maximum positive voltages (FS); "-V" represents the minus full scale voltage for the bipolar case (-FS). Inputs to an A/D converter which exceed the range of the converter are clipped (truncated) as follows: any analog input value greater than + FS converts to the maximum digital value; any value less than the minimum analog value ( 0 or -FS) converts to the minimum digital value. The digital values are given as the octal equivalents of the 16 -bit words received from the $A / D$ convert. er; in D/A conversion the four most significant bits (bits 0 to 3 ) are ignored and may have any value.

Analog and Digital Data Correspondence

|  | 12-bit A/D and D/A |  | 10-bit A/D |  |
| :---: | :---: | :---: | :---: | :---: |
|  | unipolar | bipolar | unipolar | bipolar |
| $\geqslant+\mathrm{V}-\mathrm{LSB}$ | 007777 | 003777 | 001777 | 000777 |
| $+1 / 2 \mathrm{~V}$ | 004000 | 002000 | 001000 | 000400 |
| + LSB | 000001 | 000001 | 000001 | 000001 |
| 0 | 000000 | 000000 | 000000 | 000000 |
| -LSB |  | 177777 |  | 177777 |
| -1/2V |  | 176000 |  | 177400 |
| $-\mathrm{V}+\mathrm{LSB}$ |  | 174001 |  | 177001 |
| $\leq-\mathrm{V}$ |  | 174000 |  | 177000 |
| NOTE: $\mathrm{V}=\mathrm{FSR}$ (unipolar) <br> $=1 / 2$ FSR ( bipolar) |  |  |  |  |

## DATA ACCURACY

In converting analog data to digital form, or vice versa, there exist two types of limitation on the accuracy of the conversion; hardware inaccuracies and the conversion process inaccuracies. The first derives from the limitations of the hardware and is severe in proportion to the tolerances and inaccuracies of the components in the system. The measurement of these errors is usually given in terms of "relative accuracy", which is defined as the ratio of the difference between a converter's output ( $\mathrm{V}_{\text {out }}$ ) and its given input ( $\mathrm{V}_{\mathrm{in}}$ ) to the full scale range:

$$
\text { Relative accuracy }=\frac{\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {in }}}{\mathrm{FSR}} \times 100 \%
$$

This definition of accuracy incorporates the fact that conversion accuracy is constant over the full scale range, not proportional to the value being measured. The accuracies of the $A / D$ and $D / A$ systems are given separately in their respective chapters.

The second limitation is due to the discrete nature of digital data. Because digital values exist only at certain points, at intervals of one LSB apart from each other, there is an inherent limitation on the accuracy of $A / D$ conversion equal to $\pm 1 / 2$ LSB. In other words, for a given digital out-
put value, the actual analog input to the $A / D$ converter can be anywhere within one half LSB of the analog value specified by the digital output. This "quantization error" must be added to all other analog errors when characterizing the accuracy of an $A / D$ converter subsystem.

On the other hand, except for errors introduced into the $\mathrm{D} / \mathrm{A}$ converter by actual circuit charac teristics and signal noise, the analog output value corresponding to a particular digital input value is exact. However, in spite of appearances, the same $\pm 1 / 2$ LSB error is inherent in D/A conversion but does not appear in the converter; it occurs in the computer when the program rounds or truncates the digital quantities to $n$ bits.

The table below gives the value (in millivolts) of the analog LSB associated with each converter offered with the Analog Data Conversion Subsystem. The inherent inaccuracy of each converter is then plus or minus one half of the value given.

Analog LSB's for Various Converters

| Range <br> Resolution | $\pm 2.5 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | 0 to 5 V | 0 to 10 V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 bits | 4.88 mV | 9.77 mV | 19.53 mV | 4.88 mV | 9.77 mV |
| 12 bits | 1.22 mV | 2.44 mV | 4.88 mV | 1.22 mV | 2.44 mV |

DG-00657

## 4120 SERIES ANALOG/DIGITAL CONVERSION SUBSYSTEM

| DEVICE MNEMONIC ................. ADCV | [LOAD MEMORY ADDRESS COUNTER]... DOB |
| :---: | :---: |
| DEVICE CODE. . . . . . . . . . . . . . . . . . . . . . $21_{8}$ | \% |
| PRIORITY MASK BIT ...................... . 8 |  |
| RESOLUTION.......... 10 bits ...... . 12 bits | B |
| CONVERSION TIME <br> (MAXIMUM) ...... $13.3 \mu \mathrm{sec} \ldots . . .36 \mu \mathrm{sec}$ | $\bigcirc, 1$, memory adoress |
| MAXIMUM CONVERSION <br> RATE (TYPICAL).... 75 kHz ....... 28 kHz | $\begin{array}{lllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14\end{array}$ |
| SYSTEM ACCURACY | [LOAD WORD COUNT] AND <br> <SELECT GAIN>......................... DOC |
| $\begin{aligned} & \text { w/o Prog. Gain } \pm .075 \% \pm 1 / 2 \mathrm{LSB}_{ \pm} .025 \% \pm 1 / 2 \mathrm{LSB} \\ & \text { w/ Prog. Gain } \pm .125 \% \pm 1.2 \mathrm{LSB}_{ \pm} .075 \% \pm 1 / 2 \mathrm{LSB} \end{aligned}$ | m> $\gtrless_{\&}, \frac{1}{\infty}[$-woro count] |
| APERTURE . . . . . . . . . . . . . . . . . . . . . . . $40 \pm 5 \mathrm{~ns}$ |  |
| MAXIMUM ALLOWABLE DATA CHANNEL | READ DATA ............................. ${ }^{\text {DIC }}$ |
| LATENCY ( $\mu$ SEC) 13.3@75kHz ... 36 @ 28 kHz | data |
| ACCUMULATOR FORMATS |  |
| NOTES: [ ] Data Channel Option only. | S, C AND P FUNCTIONS |
| $<>$ Programmable Gain Option only. <br> SELECT CHANNEL [AND LIMIT]......... DOA | S Set Busy to 1, set Done to 0, and either trigger a single conversion or prime the clock. |
| [ Limit channel] channel | C Set Busy and Done to 0 . |
|  READ CHANNEL SELECT [AND LIMIT].. DIA | P Set Busy to 1, set Done to 0, and trigger a sequence of conversions and data channel transfers or prime the clock. |
| [ LIMIT Channel] |  |
|  |  |

## CONFIGURATIONS

The Analog/Digital Conversion Subsystem enables any DGC computer to read digitized data from external analog measuring devices. Multiplexing of the analog inputs allows a single $A / D$ converter to handle up to 32 analog channels. The subsystem is available with a resolution of either ten or twelve bits and an input range (which is hardware select-
able) of $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to 5 V , or 0 to 10 V . An internal clock, which can be used for synchronizing channel samplings, is standard equipment with all systems. Optional features are the Data Channel Option and the Programmable Gain Option. The Data Channel Option provides automatic sequential or repetitive channel sampling at the maximum possible rate. The digital results are sent automatically to memory via the data channel.

## Programmable Gain Option

The Programmable Cain Option, available only on subsystems with an FSR of at least 10 volt, provides for a program-controlled variable gain (voltage multiplication factor) applied to the analog inputs. Gains of $1,2,4$, and 8 are available and may be selected independently for each conversion or sequence of conversions. If the Data Channel Option is present, the same gain is used for the entire sequence of conversions. This option is useful in a situation where the various analog measuring devices in the system have characteristic ranges of different magnitudes. For example, if the input signals to the $A / D$ converter from at least one device can range up to $\pm 10$ volts, the subsystem must be configured with a $\pm 10$ volt range to accommodate this device. A device whose signals remain within $a \pm 2.5$ volt range would then normally use only one quarter of the total range, which would result in a loss of potential accuracy. However, with the Programmable Gain Option, the original $\pm 10$ volt subsystem range may be kept for the first device by assigning it a gain of one, while an effective range of $\pm 2.5$ volts may be selected for the second device by choosing a gain of
four. Signal voltages from the second device will be multiplied by four before they are converted to digital values. A signal of 2 volts from the second device will then be read as 8 volts and digitized as such. In this way the full $\pm 10$ volt subsystem range will be utilized for both devices, thereby maximizing overall subsystem resolution. It is up to the programmer to remember that the digital values representing the analog signals from the second device are actually four times as large as they would be if the Programmable Gain Option were not in use.

The table below shows the effective ranges available with the Programmable Gain Option. This operation is available only on systems with a full scale range of at least 10 volts.

| Sub__Gain <br> System <br> Range | 1 | 2 | 4 | 8 |
| :---: | :---: | :---: | :---: | :---: |
| $\pm 5 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | $\pm 1.25 \mathrm{~V}$ | $\pm .625 \mathrm{~V}$ |
| $\pm 10 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | +2.5 V | $\pm 1.25 \mathrm{~V}$ |
| 0 to 10 V | 0 to 10 V | 0 to 5 V | 0 to 2.5 V | 0 to 1.25 V |

Effective input voltage ranges with Programmable Gain Option 06-00658

## OPERATION

## Modes of Operation

There are basically two modes of operation for the A/D Conversion Subsystem. The first allows a program to select a channel, trigger a conversion on that channel, and read the digital result when the conversion is done. This is called "singleconversion mode", since the program must separately initiate each conversion. The second mode allows a program to set up a sequence of conver sions and let them proceed automatically, with the digital results being transferred directly to memory via the data channel. This is called "data channel mode" and is available to the program only if the Data Channel Option is present.

The data channel mode is a supplement to, not a replacement for, the operation of the basic subsystem. All of the capabilities of the singleconversion mode remain available to the user with the Data Channel Option. The instruction sets reflect this expansion of capabilities--several of the data channel mode instructions are expanded versions of single-conversion mode instructions. All of the single-conversion mode instructions can still be used, but because these instructions have additional effects when the Data Channel Option is present, special care must be taken when programming in this situation. For this reason, a brief section on single-conversion mode programming with the Data Channel Option present is included in this chapter, following the sections on the two basic modes of programming.

## Conversion Sequence

After the program sets up the $A / D$ subsystem as desired, it initiates a conversion by issuing a Start or Pulse command. This sets the Busy flag to 1 , the Done flag to 0 , and selects either singleconversion mode or data channel mode ( S and P commands, respectively). The controller selects the channel specified by a Channel Select Register (previously set up by the program) by sending control signals to the multiplexor. If the system includes the Programmable Gain Option, the input voltage signal selected by the multiplexor is amplified by a factor equal to the selected gain before it enters the A/D converter. The controller then issues a "start conversion" command to the converter. When the conversion is done, the converter sends an end-of-conversion signal back to the controller, indicating that the digital output of the converter is now available to the computer. This digital result, residing in a data register internal to the A/D converter, remains unchanged until a new conversion is begun (or until power is turned off). It may be read repeatedly by the program if desired.


The effects of the end-of-conversion signal depend on the mode in which the system is operating. In the single-conversion mode, the end-of-conversion signal sets the Busy flag to 0 , sets the Done flag to 1 , and initiates a program interrupt request. If the data channel mode was selected, the end-ofconversion signal causes a data channel request to be made to the central processor in order to transfer the converter output data directly to memory. As soon as the dąta channel transfer is complete, the next conversion is begun automatically. When the entire sequence of conversions and data channel transfers has been completed, the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

The end-of-conversion signal normally has an additional effect in both operating modes--it increments the Channel Select Register in preparation for a conversion on the next sequential channel. This is necessary for automatic sequential channel sampling in the data channel mode and is useful in single-conversion mode when sampling channels sequentially. In some cases, however, it may be desirable not to increment to the next channel automatically. For example, an application may require that individual channels be sampled repeatedly, in either single-conversion or data channel mode. To accommodate these situations, the automatic channel increment feature can be disabled by adjusting the controller.

## Synchronization to a Clock

Channel sampling may optionally be synchronized to a clock. A clock is included as standard equipment with all A/D subsystems. The period of this internal clock is mechanically adjustable within the range 10 to 100 mic roseconds. To provide clock periods outside of this range or a more accurate clock, the user may supply his own external clock.

When the subsystem is configured with either type of clock active, the Start and Pulse commands do not directly trigger a conversion--they prime the clock to do it. In other words, after the Busy flag is set to 1 by the Start or Pulse commands, the next occurring clock pulse will trigger the conversion.

A clock is used in either single-conversion or data channel mode to maintain a constant sampling rate for a sequence of conversions. The first conversion is triggered by the first clock pulse after the

Start or Pulse command, and hence may occur at any time up to the clock period. Succeeding conversions will be triggered at the clock frequenc $y$, provided that the Busy flag is 1 when each successive clock pulse occurs. In single-conversion mode, the program must issue another Start command (to set the Busy flag back to 1) before each clock period expires in order to maintain the sampling rate. In data channel mode, the Busy flag remains set to 1 until the entire sequence of conversions has been completed, so successive clock pulses will always trigger new conversions. (If, due to an overloaded data channel, the previous converter result has not yet been transferred to memory when the next clock pulse occurs, the previous result is lost and all following conversions in the sequence are invalid. No indication of this is given.)

NOTE At shipping time, the internal clock is disabled. Therefore, unless this clock is enabled or an external one is installed, the Start and Pulse commands will directly trigger conversions.

## Power-Up Conditions

When power for the A/D subsystem is turned on, the state of all of the registers in the interface is indeterminate. All relevant registers must therefore be initialized by the program before the first valid conversion can be performed.

The first conversion performed after power-up will always produce a value of minus full scale (-FS); thereafter, conversions will yield correct results. The program can allow for this phenomenon by executing one dummy conversion after power-up. Since the result will be ignored, the program need not initialize any registers for this conversion. An NIOS instruction is therefore sufficient to start the conversion. The program must be sure to wait for this dummy conversion to finish before starting any other conversions.

## Channel Numbering

The channels in the system are numbered consecutively from 0 up to one less than the total number of channels. For example, in a 16 -channel system the first channel is channel 0 and the last one is channel 15 (channel 178 ).

## INSTRUCTIONS: SINGLE-CONVERSION MODE

All of the six available I/O transfer instructions are used by the complete A/D subsystem. They can be grouped into two overlapping instruction sets, one for each basic operating mode. Singleconversion mode programming employs three of these instructions (four if the Programmable Gain Option is present). Five of the six instructions make up the data channel mode instruction set. When programming single conversions in a system which has the Data Channel Option, the expanded data channel mode versions of the three (or four) instructions used in single-conversion mode must be used.

The Busy and Done flags are set to 0 by the Clear command, by the I/O RESET instruction and by the Reset console switch. A Start command in any instruction sets the Busy flag to 1 , sets the Done flag to 0 , selects single-conversion mode, and triggers a conversion. A Pulse command sets the Busy flag to 1 , sets the Done flag to 0 , selects data channel mode, and triggers a sequence of conver sions.

The single-conversion mode of operation is available on all systems, with or without the Data Channel Option. This section describes the instructions used in single -conversion mode for subsystems which do not include the option. The additional considerations which apply when the system includes data channel operation are given in a later section entitled "Programming: Single-Conversion Mode with Data Channel Option Present".

## Basic Controller

The basic A/D subsystem controller contains a Channel Select Register, interrupt control logic, and an internal clock. With the Programmable Gain Option the controller also contains a Gain Select Register.

## Channel Select Register

The 8-bit Channel Select Register specifies the channel on which the next conversion is to be performed. It is set up by the program through a SELECT CHANNEL instruction (DOA). It may be
read with a READ CHANNEL SELECT instruction (DIA). Unless the automatic channel increment feature is disabled, the Channel Select Register is incremented at the end of each conversion in preparation for a conversion on the next sequential channel.

In a multi-channel subsystem the multiplexor selects the correct channel according to control signals from the Channel Select Register. The subsystem capacity of 32 channels requires only five bits for actual channel selection. The loworder five bits of the Channel Select Register specify the channel; the high-order three bits are ignored at present and are reserved for future system expansion. In a single-channel subsystem there is no multiplexor, and though there still is a Channel Select Register (which can be loaded and read with the SELECT CHANNEL and READ CHANNEL SELECT instructions), it is not meaningful to the controller.

## Interrupt Logic and Clock

The controller's interrupt control logic includes the usual Busy and Done flags. The Clear command sets both flags to 0 . The Start command sets the Busy flag to 1 and the Done flag to 0. Start triggers a conversion directly if the internal clock is disabled and no external clock is installed. When either type of clock is enabled, the conversion is not triggered until the first clock pulse following the Start command. The end-of-conversion signal from the converter sets the Busy flag to 0 , sets the Done flag to 1 , and initiates an interrupt request.

## Gain Select Register

The controller for a subsystem with the Programmable Gain Option also includes a 2-bit Gain Select Register, which is set up by the SELECT GAIN instruction (DOC). This instruction is used only when the Programmable Gain Option is present. Moreover, when the subsystem includes this option, this instruction must be used, since upon power-up, the Gain Select Register is in an indeterminate state. A SELECT GAIN instruction must be given after power-up and thereafter whenever a gain change is desired.

## Instruction Set

## SELECT CHANNEL

$\mathrm{DOA}<\underline{\underline{f}}>\underline{\underline{\mathrm{ac}}, \mathrm{ADCV}}$


Bits $8-15$ of the specified AC are loaded into the Channel Select Register. Bits 0-7 of the specified AC are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :--- | :--- | :--- |
| $0-7$ | -- | Reserved for the Data <br> Channel Option. |
| $8-15$ | Channel | Select channel $0-378$ for the <br> next conversion. |

## READ CHANNEL SELECT

$\mathrm{DIA}<\underline{\underline{\mathrm{f}}>} \underline{\underline{\mathrm{ac}}, \mathrm{ADCV}}$


The contents of the Channel Select Register are placed in bits $8-15$ of the specified AC. Bits 0-7 of the specified AC are set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :--- | :--- | :--- |
| $0-7$ | --- | $\begin{array}{l}\text { Reserved for future use. } \\ 8-15\end{array}$ |
| Channel | $\begin{array}{l}\text { The next channel to be sam- } \\ \text { pled--in other words, the } \\ \text { channel on which the next S } \\ \text { (or P) command will trigger } \\ \text { a conversion. Unless the } \\ \text { automatic channel incre- }\end{array}$ |  |
| ment feature is disabled, |  |  |
| this channel number is one |  |  |
| greater than the number of |  |  |
| the channel last sampled. |  |  |$]$.

$\mathrm{DOC}<\mathrm{f}>\quad \mathrm{ac}, \mathrm{ADCV}$


Bits 0 and 1 of the specified AC are loaded into the Gain Select Register. Bits 2-15 of the specified AC are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged.

The SELECT GAIN instruction is used only when the PROGRAMMABLE Gain Option is present. (Set Basic Controller section.) If this option is not included in the subsystem, the instruction is a functional "No-op". The format of the specified AC is as follows:


| Bits | Name | Function |
| :--- | :--- | :--- |
| $0-1$ | Gain | Select the gain as follows: |
|  |  | 00 X 1 |
|  |  | 01 X 2  <br>   <br>   <br> $2-15$ X 4 <br>  --- <br>   <br>   <br>  Reserved for Data Chan- <br>   <br>   |

$\mathrm{DIC}<\underline{\underline{f}}>\underline{\underline{\mathrm{ac}}}, \mathrm{ADCV}$

| 0 | 1 | 1 | AC | 1 | 0 | 1 | F | 0 | 1 | 0 | 0 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

The $n$-bit output ( $n=10$ or 12 ) from the $A / D$ converter is placed in the rightmost $n$ bits of the specified AC. If the A/D subsystem is unipolar, the remaining high-order AC bits are set to 0 . If the system is bipolar, the remaining high-order AC bits are set to the value of the most significant bit of the converter output (i.e., the sign of the data is extended to the left). After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The for mat of the specified AC is as follows:


10-bit bipolar


12-bit bipolar


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-6$ | Sign | Sign of the digital represen- <br> tation of the analog value; 0 <br> or <br> $0-4$ <br> $7-15$ <br> or <br> $5-15$ |
| is positive, 1 is negative. |  |  |
|  |  | $9-$ or 11 -bit digital repre- <br> sentation of the analog value <br> which was converted. If the <br> sign bits are 1, this is the <br> two's complement of the |
| absolute magnitude of the |  |  |
| value. |  |  |

PROGRAMMING: SINGLE-CONVERSION MODE

The programming for a single-conversion can be divided conceptually into three stages, during which the actions performed by the program are as follows:

1. The controller is set up and the conversion is initiated.
2. The program waits until the conversion is done.
3. The converter data is read into the computer.

The programming for each stage is described more fully below.

Setting up the controller consists of selecting a channel and (optionally) selecting a gain. The SELECT CHANNEL (DOA) and SELECT GAIN (DOC) instructions may be given in either order, but they must both precede the Start command which triggers the conversion. The Start command may be given alone (NIOS), but it is usually appended to the last select instruction given. For consistency it is recommended that the SELECT GAIN instruction (DOC) be given first if it is given at all, followed by the SELECT CHANNEL instruction combined with the Start command (DOAS). (In a singlechannel system a DOCS or an NIOS is sufficient.)

To read the converter data into an accumulator the program must give a READ DATA instruction (DIC). This instruction may appear any time after the program has determined that the conversion is done. The converter result accessed by the READ DATA instruction remains available until a new conversion is begun and may be read repeatedly if desired.

The procedures described above, with the following additional note, are sufficient for programming a single isolated conversion. When using interrupts, the Done flag must be set to 0 before exiting from the interrupt handling routine--otherwise, when inter rupts are again enabled an unwanted inter rupt will occur. The Done flag may be set to 0 by appending to the READ DATA instruction a Clear command (DICC).

To implement a series of conversions, the program should respond to each conversion completion by reading the data and initiating a new conversion. For a series of random channel samplings, the DIC instruction can be followed by a DOAS instruction or a DOC, DOAS sequence. For a series of sequential channel samplings, the program need only issue a Start command to initiate a conversion on the next channel (providing that the automatic channel increment feature is enabled). If the gain need not be switched, the Start command may be appended to the READ DATA instruction (DICS).

## Example

The following sample subroutine executes a singleconversion to sample an analog input channel each time it is called. It is called with a JSR CNVRT instruction with the channel number in $A C 0$ and the gain in AC1 (in bits 0 and 1). It returns to the instruction following the JSR CNVRT instruction with the converted data in AC0. The contents of AC3 are destroyed when the JSR is executed. The subroutine does not use interrupts; A/D subsystem interrupts must be disabled.

## CNVRT: DOC 1,ADCV ;Select gain <br> DOAS 0,ADCV ;Select channel and ; start conversion SKPDN ADCV ; Wait for end-ofJMP .-1 ; conversion DIC $0, \mathrm{ADCV}$;Read converted data JMP $0,3 \quad$;Return

## INSTRUCTIONS: DATA CHANNEL MODE

The Data Channel Option, which consists of an extension to the basic $A / D$ subsystem controller, adds data channel operation to the subsystem. This section describes the instructions used in the data channel mode. For programming single-conversions in a subsystem which has the Data Channel Option, see the following section.

## Exiended Controller

The extended A/D subsystem controller contains all of the components of the basic controller: the Channel Select Register, the interrupt control logic, and the internal clock. In addition, it contains a Limit Channel Register and the components necessary for data channel operation: a Memory Address Counter, a Word Count Register, and data channel control logic. As with the basic controller, if the subsystem includes the Programmable Gain Option, there is also a Gain Select Register.

## Channel Selection Registers

In addition to the 8 -bit Channel Select Register, the extended controller contains an 8-bit Limit Channe] Register. After a conversion on the channel specified by the Limit Channel Register, the Channel Select Register is set to 0 instead of being incremented. This allows the program to treat the channels from 0 to the limit as a continuous cycle for sequential channel sampling purposes. The SELECT CHANNEL AND LIMIT instruction (DOA) sets up both the Channel Select Register and the Limit Channel Register. It is an extended form of the SELECT CHANNEL instruction used in singleconversion mode. Similarly, the READ CHANNEL SELECT AND LIMIT instruction (DIA), which reads these two registers, is an extended form of the READ CHANNEL SELECT instruction.

Normally, the end-of-conversion signal from the A/D converter increments the Channel Select Register, a comparison is made with the Limit Channel Register, and the Channel Select Register is set to 0 if its incremented contents specify a channel number above the limit. This automatic channel increment feature may be disabled, in which case the Channel Select Register is never incremented--it changes only when set by a SELECT CHANNEL AND LIMIT instruction.

NOTE In this case, however, if the Channel Select Register is set to a channel number greater than or equal to the channel number specified for the Limit Channel Register, the Channel Select Register will be set to 0 after the first conversion on the specified channel, and all subsequent samplings will be on channel 0 .

In a multi-channel subsystem the multiplexor selects the correct channel according to control signals from the Channel Select Register. The low-order five bits are sufficient to specify any channel up to the subsystem maximum of 32 channels. The high-order three bits are ignored in actual channel selection and are reserved for future subsystem expansion; however, they are not ignorer when the check against the Limit Channel Register is made to determine whether to set the Channel Select Register to 0. In a single-channel subsystem, there is no multiplexor, and though the controller still contains a Channel Select Register and a Limit Channel Register (which can be loaded and read with the SELECT CHANNEL AND LIMIT and READ CHANNEL SELECT AND LIMIT instructions), these registers are not meaningful to the controller.

## Interrupt Logic and Clock

As in the basic controller, the interrupt control logic in the extended controller includes the usual Busy and Done flags. The Clear command sets both flags to 0. The Pulse command sets the Busy flag to 1 and the Done flag to 0 . The Pulse command directly triggers a sequence of conversions if the internal clock is disabled and no external clock is installed. When either type of clock is enabled, the first conversion is not triggered until the first clock pulse following the Pulse command. Subsequent conversions are triggered on successive clock pulses.

Each end-of-conversion signal from the A/D converter initiates a data channel transfer request to send the converter output to memory. When the entire sequence of conversions has been completed, the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

## Memory Address Counter

The 15-bit Memory Address Counter specifies the address in memory which is to receive, via the data channel, the digital result of the next A/D conversion. It is set up by a LOAD MEMORY ADDRESS COUNTER instruction (DOB) before a sequence of conversions and data channel transfers is begun. After each data channel transfer, the Memory Address Counter is incremented automatically so that successive converter results go into consecutive memory locations.

The Memory Address Counter may be read with a READ MEMORY ADDRESS COUNTER instruction (DIB). This instruction can be used after a complete sequence of conversions to determine the next available memory location--the Memory Address Counter always specifies an address one greater than the address into which the most recent converter data was placed. The instruction may be used at any time, even during a conversion, without disrupting subsystem operation.

## Word Counter

The Word Counter is a 12 -bit counter used to signal the end of a sequence of conversions in data channel mode. It specifies the two's complement of the number of conversions to be performed in sequence, from 1 up to a maximum of $2^{12}=4096$ conversions. The Word Counter is automatically incremented along with the Memory Address Counter after each data channel transfer. When the
count reaches 0 , the Busy flag is set to 0 , the Done flag is set to 1 , and a program interrupt request is initiated.

The Word Counter is set up by either a LOAD WORD COUNTER instruction or a LOAD WORD COUNTER AND SELECT GAIN instruction, depending upon whether or not the Programmable Gain Option is included in the subsystem. Both are forms of the DOC instruction.

## Gain Select Register

The extended controller for a subsystem with the Programmable Gain Option also includes a 2 -bit Gain Select Register, identical to that in the basic controller. Subsystems with this option in addition to the Data Channel Option use the same instruction (DOC) to load both the Gain Select Register and the Word Counter. The 2 -bit gain and the 12 -bit word count are both set up each time the LOAD WORD COUNTER AND SELECT GAIN instruction is used. The desired gain must therefore be coded into the accumulator for this instruction each time the instruction is given, even if it is desired that the gain remain the same. The selected gain is the same for all conversions in a sequence of conversions using the data channel.

## SELECT CHANNEL AND LIMIT



Bits $0-7$ of the specified AC are loaded into the Limit Channel Register. Bits 8-15 of the specified AC are loaded into the Channel Select Register. A After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified $A C$ remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :---: | :--- |
| $0-7$ | Limit Channel | Maximum channel number <br> for a series of conversions <br> transferred via the data <br> channel. |
| $8-15$ | Channel | Starting channel for the <br> series of conversions. |

## READ CHANNEL SELECT AND LIMIT

$\mathrm{DIA}<\underline{\underline{\mathrm{f}}>}$ ac, ADCV

| 0 | 1 | 1 | AC | 0 | 0 | 1 | F | 0 | 1 | 0 | 0 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

The contents of the Limit Channel Register are placed in bits $0-7$ of the specified $A C$. The contents of the Channel Select Register are placed in bits $8-15$ of the specified AC. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-7$ | $\begin{array}{l}\text { Limit } \\ \text { Channel }\end{array}$ | $\begin{array}{l}\text { The Limit Channel Register } \\ \text { specifies the highest -num- } \\ \text { bered channel which will be } \\ \text { sampled. Following a sam- } \\ \text { pling on the limit channel, } \\ \text { the Channel Select Register } \\ \text { will be set to 0 instead of } \\ \text { being incremented. }\end{array}$ |
| $8-15$ | Channel | $\begin{array}{l}\text { The Channel Select Register } \\ \text { always specifies the next } \\ \text { channel to be sampled--in } \\ \text { other words, the channel on } \\ \text { which the next P (or S) com- }\end{array}$ |
| mand will trigger a conver- |  |  |
| sion. Unless the automatic |  |  |
| channel increment feature is |  |  |
| hardware disabled, this |  |  |
| channel number is either 0 |  |  |
| or one greater than the num - |  |  |$\}$| ber of the channel last |
| :--- |
| sampled. |

$\mathrm{DOB}<\underline{\underline{\mathrm{f}}}>\quad \underline{\underline{\mathrm{ac}}}, \mathrm{ADCV}$

| 0,11 | AC | 100 | $F$ | 0 | , |  | 0 | 0 |  |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0{ }_{0} 0^{1}$ |  | $5{ }^{5}$ | 8 | 10 | 1 |  | 12 | 13 |  | 1 | 15 |

Bits 1-15 of the specified AC are loaded into the Memory Address Counter. Bit 0 of the specified $A C$ is ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


## READ MEMORY ADDRESS COUNTER

$\mathrm{DIB}<\underline{\mathrm{f}}>\quad \underline{\underline{\mathrm{ac}},} \mathrm{ADCV}$


The contents of the Memory Address Counter are placed in bits $1-15$ of the specified AC. Bit 0 of the specified AC is set to 0 . After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$.

The Memory Address Counter always specifies the memory address which is to receive the next data word output by the A/D converter. After a sequence of conversions and data channel transfers has been completed, the Memory Address Counter contains an address one greater than the address into which the last data word was placed. The for mat of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| 0 | $-\cdots$ | Reserved for future use. |
| $1-15$ | Memory <br> Address | Location of the next word <br> in memory to be used in <br> a data channel transfer. |

$\mathrm{DOC}<\underline{\mathrm{f}}>\quad \mathrm{ac}, \mathrm{ADCV}$


Bits 4-15 of the specified AC are loaded into the Word Counter. Bits $0-3$ of the specified AC are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified $A C$ remain unchanged.

Bits 4-15 of the specified AC must contain the two's complement of the desired word count. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-3$ | -- | Reserved for future use. |
| $4-15$ | -Word | Two's complement of the <br> number of conversions to be <br> made and transferred. |

NOTE The LOAD WORD COUNTER instruction is used only when the Programmable Gain Option is not present.

## LOAD WORD COUNTER AND SELECT GAIN

$\mathrm{DOC}<\underline{\mathrm{f}}>\mathrm{ac}, \mathrm{ADCV}$


Bits 4-15 of the specified AC are loaded into the Word Counter. Bits 0 and 1 of the specified AC are loaded into the Gain Select Register. Bits 2 and 3 of the specified AC are ignored. After the data transfer, the controller's Busy and Done flags are set according to the function specified by $F$. The contents of the specified $A C$ remain unchanged.

Bits 4-15 of the specified AC must contain the two's complement of the desired word count. The format of the specified AC is as follows:

| Gain |  | -word count |
| :---: | :---: | :---: |
| 01 | $\begin{array}{llllll}2 & 3 & 4 & 5 & 6\end{array}$ | $\begin{array}{lllllllll}8 & 9 & 10 & 11 & 12 & 13 & 14 & 15\end{array}$ |
| Bits | Name | Contents |
| 0-1 | Gain | Select the gain for the sequence of conversions as follows: <br> 00 X1 <br> 01 X2 <br> 10 X4 <br> 11 X8 |
| 2-3 | --- | Reserved for future use. |
| 4-15 | -Word Count | Two's complement of the number of conversions to be made and transferred. |

NOTE The LOAD WORD COUNTER AND SELECT GAIN instruction is used when the Programmable Gain Option is present.

## Programming: Data Channel Mode

The programming for data channel operation of the A/D subsystem comprises two stages:

1. The controller is set up and the sequence of conversions is initiated.
2. The program waits until the sequence of conversions is complete before accessing the converter results in memory.

No programming is necessary for reading the results into the computer, since the converter data is transferred automatically to memory via the data channel after each conversion. For this reason, the data channel mode provides rapid, automatic sequencing of conversions with minimal supervision from the program.

Setting up the extended controller consists of loading up to five registers, including the optional Gain Select Register. The three output instructions-SELECT CHANNEL AND LIMIT (DOA), LOAD MEMORY ADDRESS COUNTER (DOB), and either LOAD WORD COUNTER or LOAD WORD COUNTER AND SELECT GAIN (DOC)--accomplish this initialization. (In a single-channel subsystem the SELECT CHANNEL AND LIMIT instruction is unnecessary.) These instructions may be given in any order, but they must all precede the Pulse command. The Pulse command may be given alone (NIOP), but it is usually appended to the last select instruction given.

When all conversions in the sequence have been completed, the Done flag will be set to 1 . At this point the results for the entire sequence of conversions are in memory and accessible to the program. The program can diagnose this condition in the usual ways, by testing the Done flag with an I/O SKIP instruction or by allowing a program interrupt to occur.

Initial word count values are loaded into the Word Counter from only the rightmost twelve bits of an accumulator. If the Programmable Gain Option is not present in the subsystem, accumulator bits 0-3 are ignored when the LOAD WORD COUNTER in-
struction (DOC) is given. The program may, therefore, load the accumulator with the normal 16 -bit representation of the word count (between -1 and -4096) instead of the less convenient 12 -bit representation. However, if the subsystem includes the Programmable Gain Option, bits 0 and 1 of the LOAD WORD COUNTER AND SELECT GAIN instruction (DOC) are used to select the gain. In this case the desired gain must be coded into accumulator bits 0 and 1 every time the word count is initialized.

## Example

The following sample programming excerpt causes the extended controller to execute a sequence of conversions on channels 5 through 7 and on 0 through 2, in that order. The gain selected is two The results are put into six locations in memory, beginning at BUFF. This code may be used with or without interrupts.
.
LDA 0, CHANS
DOA 0,ADCV ;Select channel and ; limit
LDA 0, ABUFF
DOB 0,ADCV ;Load Memory Ad; dress Counter
LDA 0, GWDCT
DOCP 0,ADCV ;Load word count and
; gain and trigger se-
; quence of conver-
; sions
-
CHANS: 3405 ;Limit channel of 7, ; channel select of 5
;Target location
;Gain of 2, word count
; of -6
;6-word block for data

## PROGRAMMING: SINGLE-CONVERSION MODE WITH DATA CHANNEL OPTION

The programming of single-conversions in a subsystem that includes the Data Channel Option is a cross between the programming of the two basic modes. The methods are those of the singleconversion mode with the addition of the limit channel capability of the data channel mode. The instruction sequences are the same as in singleconversion mode, but since the extended controller is present, the data channel mode versions of some of these instructions must be employed.

In single-conversion mode the SELECT CHANNEL instruction (DOA) loads the Channel Select Register with the channel number contained in bits $8-15$ of the specified accumulator; bits $0-7$ of this AC are ignored and hence are usually programmed (by default) as zeroes. When the Data Channel Option is present, the same DOA instruction also sets up the Limit Channel Register, according to AC bits 0-7. If the program were to use the normal singleconversion mode channel select word, the Limit Channel Register would be set to 0 . At the end of the conversion following the SELECT CHANNEL instruction, the Channel Select Register would be set to 0 instead of being incremented and automatic sequential channel selection would be disrupted. The normal sequential channel selection of singleconversion mode can be preserved by insuring that the Limit Channel Register always specifies a higher-numbered channel than the Channel Select Register does. The simplest way to do this is to set the Limit Channel Register to its maximum value, namely $255\left(377{ }_{8}\right)$, in which case sequences of single-conversions can be programmed just as if the Data Channel Option were not present.

By setting the Limit Channel Register to its maximum value, its limit channel function is effectively disabled. The program also has the option, however, of using this limit channel capability by setting the Limit Channel Register to some smaller value. In this case the channels from 0 to the limit are treated as a continuous cycle, just as in data channel mode. This capability would be useful if the program wanted to sample sequential channels cyclically, but not at regular intervals as in data channel mode.

A modified version of the single-conversion mode sample program CNVRT could be used to implement the sampling sequence described above. After setting up the gain (if necessary) and selecting the first channel and the limit channel, the following subroutine would be called (with a JSR NEXTC instruction) to trigger a conversion on the next se-
quential channel and return with the result in AC0. (A/D interrupts must be disabled, as before.)

| NEXTC: | NIOS ADCV | ;Trigger next conver- <br>  <br> SKPDN ADCV |
| ---: | :--- | :--- |
| ; sion |  |  |
| JMP | .-1 |  |
| DIC | 0, ADCV | ;Read data |
| JMP | 0,3 | ;Return |

Except for the limit channel effects described above, single-conversion mode programming is the same for systems with and without the Data Channel Option.

## TIMING CONSIDERATIONS

## Maximum Conversion Time

Conversion time is defined as the time between the Start or Pulse command and the moment when either an interrupt or a data channel transfer is requested (in single-conversion mode and data channel mode, respectively). Maximum conversion time is the maximum amount of time that a conversion could require in an A/D subsystem of a given resolution. A given converter in a given controller will always take the same amount of time to perform its conversions. This actual conversion time depends on the given converter and controller hardware and is variable to a certain extent among different subsystems. For this reason maximum conversion times are specified for the A/D subsystem. These times are $13.3 \mu \mathrm{sec}$ for 10 -bit subsystems and $36 \mu \mathrm{sec}$ for 12 -bit subsystems. Subsystems of a given resolution are guaranteed to have their conversion times less than or equal to the maximum specified for that resolution.

## Typical Maximum Conversion Rate

The maximum possible conversion rate is attained by a given subsystem when it is operating in data channel mode without a clock enabled. (If there are other peripherals also using the data channel, the $\mathrm{A} / \mathrm{D}$ subsystem must be given the highest priority for this to be true.) The maximum conversion rate of a subsystem depends not only on the fixed conversion time, but also on the speed of the data channel in the computer being used. For this reason, typical maximum conversion rates are specified. For the 10 -bit and 12 -bit subsystems these typical maximum conversion rates are roughly 75,000 and 28,000 conversions per second, respectively.

## Clock Settings

As described earlier, the period of the internal clock can be adjusted between 10 and 100 microseconds (yielding frequencies of between 10 kHz and 100 kHz ), and an external clock may be installed for more accuracy or for periods outside this range. No matter what clock range is available, however, there is an operational lower limit on the clock period which is determined by the configuration of the given subsystem. The clock period must be greater than the conversion time, or else clock pulses will start new conversions before the current ones are finished, producing unpredictable results. In fact, the clock period must be enough greater than the conversion time to allow for either the maximum programmed I/O latency in singleconversion mode or the maximum data channel latency in data channel mode.

## Additional Considerations

The program should be careful not to start a new conversion while one is still in progress, as this produces unpredictable results. More generally, during a conversion or sequence of conversions, the program should normally avoid giving any instructions which alter the states of any of the registers or flags in the controller.

The Clear command is normally used only to set the Done flag to 0 after an interrupt has occurred if another conversion is not to be started immediately. However, if it is necessary to idle the A/D subsystem while it is running, the Clear command can also be used for this purpose. It should be noted that, although the Clear command idles the subsystem controller, it does not abort a conversion already begun by the A/D converter. Once an actual conversion has been started, it will necessarily proceed to completion. Setting the Busy flag to 0 with the Clear command merely inhibits the initiation of either the interrupt request or the data channel transfer request which normally would have occurred when the conversion was completed. Thus, if a Clear command is given during a conversion, the subsystem is not really idle until the conversion has finished. For this reason, the pro-
gram should wait at least one conversion time after idling a running subsystem before attempting to start a new conversion or sequence of conversions.

In single-conversion mode the Clear command might be used to ignore the conversion in progress if the subsystem were then to remain idle for some time. However, there is little reason to use the Clear command when executing a single-conversion if it is desired to start a new conversion right away. Even after giving the Clear command, the program would have to wait for the conversion to finish before starting another. For this reason it is more efficient for the program to allow the end-ofconversion interrupt ot occur, to ignore the conversion by not reading in the result, and to start the new conversion immediately.

When used in data channel mode the Clear command causes termination of the sequence of conversions being performed after the conversion in progress is completed. The result of this conversion will not be transferred to memory, and no further conversions of the sequence will be performed. (The results of all conversions completed prior to the Clear command will have been transferred properly to memory provided the data channel responded in time to each request.) The Word Counter will contain the negative of the number of conversions by which the sequence was shortened, and the Memory Address Counter will contain the address into whict: the result from the conversion in progress would have gone. Again, the program must allow enough time for the actual conversion in progress to finish before starting a new conversion or sequence of conversions.

In data channel mode, as in single-conversion mode, there is a more efficient way than the Clear command to terminate the current sequence of conversions when another is to be started right away. The program need only set the word count to -1 while the sequence of conversions is being executed. When the conversion in progress finishes, the result will be transferred to memory as usual. The Word Counter will be incremented up to 0 , thereby terminating the sequence of conversions and requesting an interrupt. The program can then respond to the interrupt by starting a new conversion or sequence of conversions immediately.

## 4180 SERIES DIGITAL/ANALOG CONVERSION SUBSYSTEM

## CONFIGURATIONS

The Digital/Analog Conversion subsystem provides any DGC computer with the capability of directly controlling external analog devices. The subsystem may be configured with either one or two analog output channels. The output voltage range may be mechanically selected independently for each channel from among the following ranges: $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, $\pm 10 \mathrm{~V}$, and 0 to 10 V . (Note: Unipolar and bipolar ranges may not be mixed in the same subsystem.) The subsystem resolution is twelve bits, providing 4096 discrete analog values, regardless of the range or ranges chosen.

## Scope Control Option

The Scope Control Option provides all necessary control functions for interfacing the computer to any typical storage or non-storage oscilloscope. Two output channels are required for this applica-tion--one to drive the horizontal input and one for the vertical input of ths oscilloscope. The operation and programming of the Scope Control Option are fully described later in this chapter.

## OPERATION

The subsystem controller contains a separate 12bit data register and D/A converter for each output channel. Each D/A converter continuously converts the digital value stored in its corresponding data register to an analog output signal. Whenever the contents of a data register are changed by the program, the converter on that channel begins converting the new value immediately. It takes five microseconds before the new digital value is accurately represented by the analog output value. The output remains constant at the new analog value until the data register's contents are changed again.

The controller also contains a Channel Select Bit to specify the channel. The two channels are numbered 0 and 1 , corresponding to the value of this bit. When digital data is sent to the controller for conversion, the Channel Select Bit determines which data register will receive the new value.


When power is turned on for the subsystem, the data registers and the Channel Select Bit are in indeterminate states. The initial outputs of the D/A converters are hence undefined.

The Channel Select Bit is present even in a singlechannel subsystem. To insure that this singlechannel (channel 0 ) is operable, channel 0 must be explicitly selected (once) after each power-up.


The D/A subsystem controller has no data channel or interrupt facilities. Interrupt facilities are not required since there is no need for the program to know when a conversion is complete. The program need not wait for the end of a conversion before proceeding with another, nor must it perform any specific action when a conversion is complete. Similarly, flag control commands are unneces-sary--the D/A converters are always converting whatever values are contained in the data registers, and new values are converted automatically when they are placed in the registers. (The Start and Pulse commands are used by the Scope Control Option; the Clear command has no effect.)

## INSTRUCTIONS: D/A

The basic D/A conversion subsystem (without the Scope Control Option) uses only two I/O instruc-tions--one selects the channel and the other sends digital data to the controller. Interrupts and the flag control commands (Start, Clear, and Pulse) are not used by the basic controller.

## SELECT CHANNEL



| 0 | 1 | 1 | $A C$ | 1 | 0 | 0 | F | 0 | 1 | $0^{1}$ | 0 | 1 | 1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Bit 15 of the specified AC is loaded into the Channel Select Bit. Bits $0-14$ of the specified AC are ignored. After the data transfer, the function specified by F is generated. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-14$ | --- | Reserved for future use. |
| 15 | Channel | Select the channel 0 or 1. |

## OUTPUT DATA AND CONVERT

DOA $\langle\underline{\underline{f}}>$ ac $\underline{\underline{a c}, ~ D A C V}$

| 0 | 1 | 1 | $A C$ | 0 | 1 | 0 | F | 0 | 1 | 0 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Bits 4-15 of the specified AC are loaded into the data register for the channel specified by the Channel Select Bit. Bits $0-3$ of the specified AC are ignored. After the data transfer, the function specified by $\mathbf{F}$ is generated. The contents of the specified AC remain unchanged. The two allowable formats of the specified AC are as follows:


| Bits | Name | Contents |
| :---: | :--- | :--- |
| $0-3$ | --- | Reserved for future use. <br> 4 <br> (bipolar) |
| Sign | Sign bit for magnitude <br> $0=$ positive, 1 = nega- <br> tive. |  |
| $4-15$ <br> $($ (unipolar $)$ <br> $5-15$ <br> (bipolar) | Magnitude | Digital value to be con- <br> verted to an analog <br> value |

## PROGRAMMING: D/A

To generate a single-conversion, the program can give a SELECT CHANNEL instruction (DOB) followed by an OUTPUT DATA AND CONVERT instruction (DOA). If consecutive conversions are on the same channel, it is not necessary to reselect the channel. For a sequence of conversions on the same channel, the program need issue only one SELECT CHANNEL instruction followed by any number of OUTPUT DATA AND CONVERT instructions.

For a sequence of conversions on alternate channels, the program may simplify the channel selection by merely incrementing between conversions the accumulator used to specify the channel in the SELECT CHANNEL instruction. Only bit 15 of this accumulator participates in channel selection; the other bits are ignored. Of course, the accumulator's contents must not be destroyed between channel selections.

The fact that the high-order four bits of data words are ignored when the OUTPUT DATA AND CONVERT instruction is given simplifies both the initialization of negative data words in an assembly language program and the arithmetic operations on signed data during program execution. The program may set up and use normal signed as well as unsigned integers with correct results as long as the actual 12-bit range of the system is not exceeded. For unipolar systems the actual range is 0 to 4095 ( 0 to $7777_{8}$ ); for bipolar systems it is -2048 to $+2047\left(174000_{8}\right.$ to $\left.3777_{8}\right)$.

## Timing and Accuracy Considerations

The contents of a data register are changed when an OUTPUT DATA AND CONVERT instruction is given. However, it takes a significant amount of time for the D/A converter to switch its analog output value accordingly. The value that the analog output ultimately attains, corresponding to the new digital value, is known as the "final value". This final value represents the new digital value to an accuracy of $0.02 \%$ of the full scale range.

After the conversion of a new digital value is begun, analog output value is indeterminate for up to five
microseconds. At the end of this $5 \mu \mathrm{sec}$ "settling time", the analog output value is guaranteed to be within $0.01 \%$ of the final value. Note that the converter output may be in error as much as $0.02 \%+$ $0.01 \%=0.03 \%$ at this point. If no new digital data is introduced to the data register, the converter output will become accurate to within the specified $0.02 \%$ a short time later.

Despite the settling time described above, there is no harm in starting another conversion on a channel within five microseconds of the beginning of the last conversion on that channel. The converter is always converting the contents of its data register, so the aborted conversion is "forgotten" and the conversion of the new digital value is begun immediately.

## Example

The following sample subroutine DASEQ performs a rapid sequence of $D / A$ conversions. It is entered by executing a JSR DASEQ instruction in the calling program. AC1 contains the two's complement of the number of conversions to perform; AC2 contains the address of a block of data. Each word of data in the block is presumed to contain twelve bits of converter data in bits 3-14 and the desired channel number in bit 15 as follows:


The subroutine fetches each data word in turn, selects the channel according to bit 15 , right-justifies the 12 -bit data, outputs the data to the selected channel, and increments the word count. When the count reaches 0 , the subroutine returns to the instruction in the calling program following the JSR DASEQ instruction.

| DASEQ: | LDA | $0,0,2$ |
| :--- | :--- | :--- |
| DOB | ; Fetch data to AC0 |  |
| MOVR | 0,0 | ;Select channel |
|  |  | ;Sift 12-bit data into |
|  | ;place |  |
| DOA | 0, DACV | ;Output data and convert |
| INC | 2,2 | ;Point to next data word |
| INC | 1,1, SZR ;Increment word count |  |
| JMP | DASEQ | ;Loop back |
| JMP | 0,3 | ;Return |

## SCOPE CONTROL OPTION

The Scope Control Option provides for program control of any typical storage or non-storage oscilloscope. Capabilities include display screen operation, beam intensification control, storage scope erasing, and two additional signals that may be used as needed to control special aspects of a particular scope.

## Operation

## Display Screen Operation

Operating an oscilloscope as a display screen requires that the scope have an external horizontal input and that the D/A conversion system include two output channels. The two channels are connected to the horizontal and vertical inputs ( X and Y axes) of the scope. Individual points are located on the screen by specifying their X and Y coordinates.

Since the digital range of each D/A channel encompasses $2^{12}=4096$ different values, the scope screen appears to the program as a $4096 \times 4096$ dot matrix. This is generally more than enough points to enable the illusion of continuous lines on the screen. To specify a point the program supplies the two coordinates by setting up both output channels with the correct values. The usual convention is to connect channel 0 to the X input and channel 1 to the Y input, but this is by no means mandatory.

## Intensification Control

The intensity of the scope beam (known as the " Z axis" of the scope) can be controlled by a signal which is sent to the scope when the Start command is generated by the program. This intensity signal is a pulse, with a beginning, duration, and end. The characteristics of this Z-axis pulse can be adjusted mechanically to meet the requirements of the scope and the programming.

The duration of the Z -axis pulse, as well as the delay between the issuance of the Start command and the beginning of the pulse, can be adjusted within the range 1.4 to 6 microseconds. The amplitude of the Z -axis pulse is variable in several increments, and both ac and dc coupling are available.

The Z-axis pulse may be a "blanking" or "unblanking" pulse. A blanking pulse makes the beam disappear for the duration of the pulse, with normal intensity returning at the end of the pulse. An unblanking pulse turns up the intensity to a level adequate for viewing for the pulse's duration and returns the screen to its blank state when the pulse is terminated.

The scope may be operated without the Z-axis control, keeping the beam always at normal intensity. In this case, however, "ghost" lines appear when the beam is moved from one point to another since the beam sweeps across the screen. One purpose of the Z -axis control is to eliminate these lines. The blanking type of pulse can be used to turn off the beam temporarily while the beam's coordinates are being changed. When the unblanking type of pulse is used, on the other hand, the screen is kept blank except for short periods of intensification corresponding to the durations of the pulses. The unblanking type of pulse is more commonly used since the programming is simpler--the program merely intensifies the beam temporarily with a Start command to display each point.

NOTE When using either a blanking Zaxis pulse or no Z -axis control at all, be careful not to harm the scope screen by leaving the beam intensified for an extended period of time without changing the coordinates.

## Erase Control

The stored image of a storage scope may be erased under program control by issuing a Pulse command. Erasing can also be accomplished by means of a manual switch on the scope's front panel. Erase time is typically in the range one-tenth to one-half second.

If the particular scope being used generates an "erase status" signal which is properly connected to the D/A subsystem, the program can determine whether the scope is presently being erased by giving a READ ERASE STATUS instruction (DIA).

## Additional Control Signals

Two additional control signals are provided which may be used to select one of several scope operating modes under program control. These two signals are independent of each other, and each is two-valued. The two possible values for each can be thought of as binary 0 and 1 or as logical false and true. These signals act like flags in that they remain in one state until the program assigns them a different value. The SELECT SCOPE MODE instruction (DOC) sets the value of both of these signals at once.

The use, if any, of these control signals is determined by the requirements and features of the particular scope being used. In one typical usage with a storage scope, one of the signals selects storage versus non-storage mode while the other selects "write-through" mode when the scope is in storage mode. In write-through mode points are displayed on the scope without being stored, while the informa tion already stored is not affected.

INSTRUCTIONS: SCOPE CONTROL

## PROGRAMMING: SCOPE CONTROL

The Scope Control Option uses the two instructions described for the basic D/A subsystem, two additional instructions described below, and the Start and Pulse commands. As described previously, a Pulse command erases the stored image of a storage scope, and a Start command is used to control the beam intensity. The Clear command is not used (it has no effect on the D/A controller), and there are no interrupt or data channel facilities.

## SELECT SCOPE MODE

$\mathrm{DOC}<\underline{\underline{f}}>\underline{\underline{\mathrm{ac}}}, \mathrm{DACV}$


The scope mode is selected according to bits 14 and 15 of the specified AC. The effect of these bits depends on the scope and how it is interfaced to the D/A conversion sybsystem. Bits 0-13 of the specified AC are ignored. After the mode selection, the function specified by $F$ is performed. The contents of the specified AC remain unchanged. The format of the specified AC is as follows:


| Bits | Name | Function |
| :--- | :--- | :--- |
| $0-13$ | --- | Reserved for future use. <br> $14-15$ |
|  | Mode | Depends on the particular <br> scope used and the manner <br> in which it is interfaced to <br> the controller. |

## READ ERASE STATUS

$\mathrm{DIA}<\underline{\underline{\mathrm{f}}}>\underline{\underline{\mathrm{ac}}}, \mathrm{DACV}$


The scope erase status is read into bit 15 of the specified AC. Bits $0-14$ of the specified AC are set to 0 . After the data transfer, the function specified by $F$ is performed. AC is formatted as follows:


| Bits | Name | Meaning if 1 |
| :---: | :--- | :--- |
| $0-14$ | --- | Reserved for future use. |
| 15 | Erase <br> Status | Scope is presently being <br> erased. |

To display a point on the scope screen, the program must supply the $X$ and $Y$ coordinates and then intensify the beam. To supply each coordinate, the program must give a SELECT CHANNEL instruction (DOB) to select the correct axis followed by an OUTPUT DATA AND CONVERT instruction (DOA) to specify the coordinate itself. The method for intensifying the beam depends on the type of Z axis pulse for which the hardware is configured. For the unblanking Z -axis pulse, the program need only generate a single Start command by appending an "S" mnemonic modifier to the last I/O instruction which specifies the coordinates. The example program at the end of this chapter illustrates the use of the unblanking Z -axis pulse.

If the Z -axis pulse is a blanking pulse, it is generally used to blank the screen during the time it takes to switch the coordinates of the beam from one point to the next. In this case, three things are necessary:

1. The SELECT CHANNEL and OUTPUT DATA AND CONVERT instructions required to move the scope beam to the next point should follow each other in close succession;
2. The Start command should be included with each of these I/O instructions to keep the screen blank until all coordinate switching is done; and
3. The delay of the Z -axis pulse should be adjusted to its minimum value and the duration of the Z -axis pulse should be near its maximum value (at least $5 \mu \mathrm{sec})$.

For example, with the (blanking) Z -axis pulse delay set at $1.4 \mu \mathrm{sec}$ and the duration set at $5 \mu \mathrm{sec}$, the following code moves the scope beam from its current position to the point whose coordinates are stored at XCO and YCO, blanking the screen while the coordinates are being changed.

$$
\begin{array}{lll}
\text { LDA } & 1, \mathrm{XCO} & \text {; AC1 holds X coordinate } \\
\text { SUB } & 0,0 & \text {;Set AC0 to } 0 \\
\text { DOBS } & 0, \text { DACV } & \text {; Select X axis and blank } \\
& & \text {; screen } \\
\text { DOAS } 1, \text { DACV } & \text {;Set new X coordinate and } \\
& & \text {; continue blanking } \\
\text { INC } & 0,0 & \text { Set AC0 to } 1 \\
\text { DOBS } & 0, \text { DACV } & \text {;Select Y axis and continue } \\
& & \text {; blanking } \\
\text { LDA } & 1, \text { YCO } & \text {;AC1 holds Y coordinate } \\
\text { DOAS } & 1, \text { DACV } & \text {;Set new Y coordinate and } \\
& & \text {; continue blanking during }
\end{array}
$$

## Example

The following example program produces the image of a right isosceles triangle on a typical nonstorage oscilloscope. The Z-axis pulse is assumed to be of the unblanking type. The resulting display appears as follows on the scope screen:


The program first initializes the accumulators. AC0 is used with the SELECT CHANNEL instructions to select the axes. AC1 holds, throughout the program, an incremental coordinate value (INCRE) which is added to or subtracted from the
coordinates of the current point to produce the coordinates of the next point. AC2 contains current coordinate data, either for the X axis (horizontal leg of the triangle), the $Y$ axis (vertical leg), or both (hypotenuse). AC3 always contains a limiting coordinate value (LIMIT); comparisons between this value and the current coordinate value in AC2 enable the program to tell when it has reached the upper vertex at the end of the diagonal leg.
'The main loop of the program, which is repeated indefinitely, comprises three smaller loops which "draw" the three sides of the triangle. The program starts at the origin and draws the hypotenuse at a $45^{\circ}$ angle by setting the $X$ and $Y$ coordinates equal for each point. When the limiting value is reached, the program draws down the vertical side by outputting successively smaller Y coordinates without changing the $X$ coordinate. When the $Y$ coordinate becomes 0 , the program displays the corner vertex and uses a similar procedure to draw the horizontal base. This time, when the X coordinate becomes 0 , the program displays the origin (not displayed as part of any leg) and starts again on the hypotenuse.

```
; FFUGFAM TO IIISFLAY AN ISOSCELES RTGHT TKIANGLE ON A
                        NON-STOFAGE SCOFE
; UNELANKIING Z-AXIS IS ASSUMEII
SCOPE = IACU
.LOC 400
IN1T: SUEZL 0,0 ;ACO HOLIIS CHANNEL SELFCT -- JNITIALIY I
    LMA 1,INCFE ;ACI HOLIS COOFIINATE JNCFEMENT
    SUE 2.2 ;AC2 HOLIIS COOFIIJNATE IIATA - JNTTIALIY O
    LIMA 3,LIMIT ;ACZ HOLIS LIMIT COOFTIJNATE FGR COMFAFISON
IIAG:
LOOF1: INE O,0 IINCFEMENT CHANNFL SFLECTT
AGAIN: AIID 1.2 ;INCFEMENT COOKIIINATE IIATA
HOB O,SCOFE :SELIECT X AXIS
IOA 2,SCOFE ; SET X COOKMINATF
INC O,O INCKEMENT CHANNEL SFLECT
IOOB O,SCOFE ;SELECT Y AXIS
DOAS 2,SCOFE ;SET Y COORIINATE ANII INTENSIFY RFAM
SUFZ* 3.2,SNC ;FAST LIMIT?
JMF: LOOF1 ;NO, LOOF EACK
STA 2,TEMF ;YES, SAUF FINAL COOKIIINATF ANII GO ON
UERT:
LOOF2: SUBZ 1,2,SNC :IECFENENT Y COOKIINATE, SKIF JF JNCRF IF COMFII
    JMF HOFIZ ;Y COOKIINATE IS O - KFACHFII X AXJS
    LOAS 2,SCOFE ;SET NEW Y COOFIIINATE ANII INTENSIFY RFAM
    ;(Y AXIS IS Al REAIY SELECTEII)
    JMF LOOF2 :LOOF EACK
HOFIZ: IIOAS 2,SCOFE FIISFLAY COFNEF UFFTTEX
    INC 0,0 IINCFEMENT CHANNEL SELECT
    IOB O.SCOFE FSELECT X AXIS
    IIMA 2,TEMF ;FESTOFE X COOKIIJNATE
LOOF3: SUFZ 1,2,SNE FIECRENENT X COOFTINATE, SKIF IF JNCFF IF COORII
    JMF* LAST ; BOTH COURTIINATES AFE O
    IOAS 2,SCOFE ; SET NEW X COORIINATE ANI JNTENSIFY REAM
    JMF'LOOFZ :LOOF EACK
LAST: IUAS 2,SCOFE EIISFLAY OKIGIN
    JMF' AGAIN ;FEFEAT FROGRAM
TNCFE: 10
LIMTT: 2000
TEWF: O

\section*{APPENDICES}
- I/O DEVICE CODES AND

DATA GENERAL MNEMONICS
- OCTAL AND HEXADECIMAL CONVERSION
- ASCII - 128 CHARACTER CODES

EBCDIC CHARACTER CODES
- NOVA LINE COMPUTERS

INSTRUCTION EXECUTION TIMES
ECLIPSE COMPUTER
INSTRUCTION EXECUTION TIMES

\section*{APPENDIX A \\ I/O DEVICE CODES AND DATA GENERAL MNEMONICS}
\begin{tabular}{|c|c|c|c|}
\hline Device Code (Octal) & Mnemonic & Priority Mask Bit & Device \\
\hline 00 & -- & -- & Power fail \\
\hline \(01^{\circ}\) & WCS & -- & Writeable control store \\
\hline \(02^{\text {© }}\) & ERCC & -- & Error checking and correction \\
\hline \(03^{\text {© }}\) & MAP & -- & Memory Allocation and Protection \\
\hline \(01^{\text {O }}\) & MDV & -- & Multiply/Divide \\
\hline \(02^{\circ}\) & MMPU & -- & Memory Management and Protection Unit \\
\hline 02*0 & MAP0 & -- & \\
\hline \(03^{\circ}\) & MAP1 \(\}\) & -- & Memory Allocation and Protection \\
\hline \(04^{\circ}\) & MAP2 & -- & \\
\hline 05 & & & \\
\hline 06 & MCAT & 12 & Multiprocessor adapter transmitter \\
\hline 07 & MCAR & 12 & Multiprocessor adapter receiver \\
\hline 10 & TTI & 14 & Teletype input \\
\hline 11 & TTO & 15 & Teletype output \\
\hline 12 & PTR & 11 & Paper tape reader \\
\hline 13 & PTP & 13 & Paper tape punch \\
\hline 14 & RTC & 13 & Real time clock option \\
\hline 15 & PLT & 12 & Incremental plotter \\
\hline 16 & CDR & 10 & Card reader \\
\hline 17 & LPT & 12 & Line printer \\
\hline 20 & DSK & 9 & Fixed head disc \\
\hline 21 & ADCV & 8 & A/D converter \\
\hline 22 & MTA & 10 & Magnetic tape \\
\hline 23 & DACV & -- & D/A converter \\
\hline 24 & DCM & 0 & Data communications multiplexor \\
\hline 25 & & & \\
\hline 26 & & & \\
\hline 27 & & & \\
\hline 30 & QTY & 14 & Asynchronous hardware multiplexor \\
\hline 31* & IBM1 \({ }^{\text {a }}\) & 13 & IBM 360/370 interface \\
\hline 32 & IBM2 \({ }^{\text {S }}\) & 1 & Moving head disc \\
\hline 33 & DKP & 7 & Moving head disc \\
\hline 34 & CAS & 10 & Cassette tape \\
\hline \(34 *\) & MX1 \({ }^{\text {MX }}\) \} & 11 & \\
\hline 35 & MX2 \({ }^{\text {a }}\) & 11 & Mulinin asynchronous controller \\
\hline 36 & IPB & 6 & Interprocessor bus--half-duplex \\
\hline 37 & IVT & 6 & IPB watchdog timer \\
\hline 40 & DPI & 8 & IPB full-duplex input \\
\hline 41 & DPO & 8 & IPB full-duplex output \\
\hline \(40^{+}\) & SCR & 8 & Synchronous communication receiver \\
\hline \(41^{\text {. }}\) & SCT & 8 & Synchronous communication transmitter \\
\hline
\end{tabular}

DG-01450
- ECLIPSE computer only
o NOVA line computers only
* code returned by INTA and used by VCT for ECLIPSE computer
+ may be set up with any unused even device code 40 or greater
- may be set up with any unused odd device code 41 or greater

\section*{APPENDIX A (Continued) \\ I/O DEVICE CODES AND DATA GENERAL MNEMONICS}
\begin{tabular}{|c|c|c|c|}
\hline Device Code (Octal) & Mnemonic & Priority Mask Bit & Device \\
\hline 42 & DIO & 7 & Digital I/O \\
\hline 43 & DIOT & 6 & Digital I/O timer \\
\hline 44 & MXM & 12 & Modem control for multiline asynchronous controller \\
\hline 46 & MCAT1 & 12 & Second multiprocessor transmitter \\
\hline 47 & MCAR1 & 12 & Second multiprocessor receiver \\
\hline 50 & TTI1 & 14 & Second teletype input \\
\hline 51 & TTO1 & 15 & Second teletype output \\
\hline 52 & PTR1 & 11 & Second paper tape reader \\
\hline 53 & PTP1 & 13 & Second paper tape punch \\
\hline 54 & RTC1 & 13 & Second real time clock option \\
\hline 55 & PLT1 & 12 & Second incremental plotter \\
\hline 56 & CDR1 & 10 & Second card reader \\
\hline 57 & LPT1 & 12 & Second line printer \\
\hline 60 & DSK1 & 9 & Second fixed head disc \\
\hline 61 & ADCV1 & 8 & A/D converter \\
\hline 62 & MTA1 & 10 & Second magnetic tape \\
\hline 63 & DACV1 & -- & D/A converter \\
\hline 64*O & FPU1 & & \\
\hline \(65^{\circ}\) & FPU2 & 5 & Alternate location for floating point \\
\hline \(66^{\circ}\) & FPU4 & & \\
\hline 67 & & & \\
\hline 70 & QTY1 & 14 & Second asynchronous hardware multiplexor \\
\hline 70 & SLA1 & 14 & Second synchronous line adapter \\
\hline \(\left.\begin{array}{l}71 * \\ 72\end{array}\right\}\) & & 13 & Second IBM 360/370 interface \\
\hline 73 & DKP1 & 7 & Second moving head disc \\
\hline 74 & CAS1 & 10 & Second cassette tape \\
\hline & & 11 & Second multiline asynchronous controller \\
\hline 74*O & FPU1 & & \\
\hline 750 & FPU2 & 5 & Floating point \\
\hline \(76^{\circ}\) & FPU & & \\
\hline 77 & CPU & -- & Central processor and console functions \\
\hline
\end{tabular}
*code returned by INTA and used by VCT for ECLIPSE computer
\({ }^{\circ}\) NOVA line computers only

\section*{APPENDIX B OCTAL AND HEXADECIMAL CONVERSION}

To convert a number from octal or hexadecimal to decimal, locate in each column of the appropriate table the decimal equivalent for the octal or hex digit in that position. Add the decimal equivalents to obtain the decimal number.

To convert a decimal number to octal or hexadecimal:
1. Locate the largest decimal value in the appropriate table that will fit into the decimal number to be converted;
2. note its octal or hex equivalent and column position;
3. find the decimal remainder.

Repeat the process on each remainder. When the remainder is 0 , all digits will have been generated.
\begin{tabular}{|r|r|r|r|r|r|r|}
\hline & \multicolumn{1}{|c|}{\(8^{5}\)} & \multicolumn{1}{|c|}{\(8^{4}\)} & \(8^{3}\) & \(8^{2}\) & \(8^{1}\) & \(8^{0}\) \\
\hline \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 32,768 & 4,096 & 512 & 64 & 8 & 1 \\
2 & 65,536 & 8,192 & 1,024 & 128 & 16 & 2 \\
3 & 98,304 & 12,228 & 1,536 & 192 & 24 & 3 \\
4 & 131,072 & 16,384 & 2,048 & 256 & 32 & 4 \\
5 & 163,840 & 20,480 & 2,560 & 320 & 40 & 5 \\
6 & 196,608 & 24,576 & 3,072 & 384 & 48 & 6 \\
7 & 229,376 & 28,672 & 3,584 & 448 & 56 & 7 \\
\hline
\end{tabular}
\begin{tabular}{|r|c|r|r|r|r|r|}
\hline & \(16^{5}\) & \(16^{4}\) & \(16^{3}\) & \(16^{2}\) & \(16^{1}\) & \(16^{0}\) \\
\hline \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & \(1,048,576\) & 65,536 & 4,096 & 256 & 16 & 1 \\
2 & \(2,097,152\) & 131,072 & 8,192 & 512 & 32 & 2 \\
3 & \(3,145,728\) & 196,608 & 12,288 & 768 & 48 & 3 \\
4 & \(4,194,304\) & 262,144 & 16,384 & 1,024 & 64 & 4 \\
5 & \(5,242,880\) & 327,680 & 20,480 & 1,280 & 80 & 5 \\
6 & \(6,291,456\) & 393,216 & 24,576 & 1,536 & 96 & 6 \\
7 & \(7,340,032\) & 458,752 & 28,672 & 1,792 & 112 & 7 \\
8 & \(8,388,608\) & 524,288 & 32,768 & 2,048 & 128 & 8 \\
9 & \(9,437,184\) & 589,824 & 36,864 & 2,304 & 144 & 9 \\
A & \(10,485,760\) & 655,360 & 40,960 & 2,560 & 160 & 10 \\
B & \(11,534,336\) & 720,896 & 45,056 & 2,816 & 176 & 11 \\
C & \(12,582,912\) & 786,432 & 49,152 & 3,072 & 192 & 12 \\
D & \(13,631,488\) & 851,968 & 53,248 & 3,328 & 208 & 13 \\
E & \(14,680,064\) & 917,504 & 57,344 & 3,584 & 224 & 14 \\
F & \(15,728,640\) & 983,040 & 61,440 & 3,840 & 240 & 15 \\
\hline
\end{tabular}

\section*{APPENDIX C \\ ASCII - 128 CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \[
\left\lvert\, \begin{aligned}
& 7 \text {-Bit } \\
& \text { Octal }
\end{aligned}\right.
\] & ASCII
Graphic
Or
Control
Characters & Explanation & To Produce On TTY Mod 33, 35 & To Produce On TTY Mod 37 & \begin{tabular}{l}
ASHCII \\
Punched Card Code
\end{tabular} & \[
\left\lvert\, \begin{aligned}
& 8-\mathrm{Bit} \\
& \text { Octal }
\end{aligned}\right.
\] \\
\hline 0 & 00 & 000 & NUL & Null & \(\mathrm{P}^{0+}\) & Nul1* & 12-0-1-8-9 & 000 \\
\hline 1 & 01 & 001 & SOH & Start of Heading & \(\mathrm{A}^{\circ}\) & \(\mathrm{A}^{\circ}\) & 12-1-9 & 201 \\
\hline 2 & 02 & 002 & STX & Start of Text & \(\mathrm{B}^{\circ}\) & \(\mathrm{B}^{\circ}\) & 12- 2-9 & 202 \\
\hline 3 & 03 & 003 & ETX & End of Text & \(\mathrm{C}^{\circ}\) & \(\mathrm{C}^{\circ}\) & 12-3-9 & 003 \\
\hline 4 & 04 & 004 & EOT & End of Transmission & \(\mathrm{D}^{\circ}\) & \(\mathrm{D}^{\circ}\) & 7-9 & 204 \\
\hline 5 & 05 & 005 & ENQ & Enquiry & \(\mathrm{E}^{\circ}\) & \(\mathrm{E}^{\circ}\) & 0-5-8-9 & 005 \\
\hline 6 & 06 & 006 & ACK & Acknowledge & \(\mathrm{F}^{\circ}\) & \(\mathrm{F}^{\circ}\) & 0-6-8-9 & 006 \\
\hline 7 & 07 & 007 & BEL & Bell & \(\mathrm{G}^{\circ}\) & \(\mathrm{G}^{\circ}\) & 0-7-8-9 & 207 \\
\hline 8 & 08 & 010 & BS & Back Space & \(\mathrm{H}^{\circ}\) & backspace* & 11-6-9 & 210 \\
\hline 9 & 09 & 011 & HT & Horizontal Tab & \(\mathrm{I}^{\circ}\) & tab & 12-5-9 & 011 \\
\hline 10 & 0A & 012 & LF & Line Feed & line feed \(J^{\circ}\) line feed \({ }^{\circ}\) & new line* & 0-5-9 & 012
012
212 \\
\hline 11 & 0B & 013 & VT & Vertical Tab & \[
K^{\circ}
\] & \(\mathrm{K}^{\circ}\) & 12-3-8-9 & 213 \\
\hline 12 & 0 C & 014 & FF & Form Feed & \(L^{\circ}\) & \(L^{\circ}\) & 12-4-8-9 & 014 \\
\hline 13 & 0D & 015 & CR & Carriage Return & return & return & 12-5-8-9 & 215 \\
\hline & & & & & \[
\mathrm{M}^{\circ}
\] & & & 215 \\
\hline & & & & & return \({ }^{\circ}\) & & & 015 \\
\hline 14 & 0E & 016 & SO & Shift Out & \[
\mathrm{N}^{\circ}
\] & \(\mathrm{N}^{\circ}\) & 12-6-8-9 & 216 \\
\hline 15 & 0 F & 017 & SI & Shift In & \(\mathrm{O}^{\circ}\) & \(\mathrm{O}^{\circ}\) & 12-7-8-9 & 017 \\
\hline 16 & 10 & 020 & DLE & Data Link Escape & \(\mathrm{P}^{\circ}\) & \(\mathrm{P}^{\circ}\) & 12-11-1-8-9 & 220 \\
\hline 17 & 11 & 021 & DC1 & Device Control 1 & \(\mathrm{Q}^{\circ}\) & \(Q^{\circ}\) & 11-1-9 & 021 \\
\hline 18 & 12 & 022 & DC2 & Device Control 2 & \(\mathrm{R}^{\circ}\) & \(\mathrm{R}^{\circ}\) & 11-2-9 & 022 \\
\hline 19 & 13 & 023 & DC3 & Device Control 3 & \(\mathrm{S}^{\circ}\) & \(\mathrm{S}^{\circ}\) & 11-3-9 & 223 \\
\hline 20 & 14 & 024 & DC4 & Device Control 4 & \(\mathrm{T}^{\circ}\) & \(\mathrm{T}^{\circ}\) & 4-8-9 & 024 \\
\hline 21 & 15 & 025 & NAK & Negative Acknowledge & \(\mathrm{U}^{\circ}\) & \(\mathrm{U}^{\circ}\) & 5-8-9 & 225 \\
\hline 22 & 16 & 026 & SYN & Synchronous Idle & \(\mathrm{V}^{\circ}\) & \(\mathrm{V}^{\circ}\) & 2-9 & 226 \\
\hline 23 & 17 & 027 & ETB & End of Transmission Block & \(\mathrm{W}^{\circ}\) & \(\mathrm{W}^{\circ}\) & 0-6-9 & 027 \\
\hline 24 & 18 & 030 & CAN & Cancel & \(\mathrm{X}^{\circ}\) & \(\mathrm{X}^{\circ}\) & 11-8-9 & 030 \\
\hline 25 & 19 & 031 & EM & End of Medium & \(\mathrm{Y}^{\circ}\) & \(\mathrm{Y}^{\circ}\) & 11-1-8-9 & 231 \\
\hline 26 & 1 A & 032 & SUB & Substitute & \(\mathrm{Z}^{\circ}\) & \(Z^{\circ}\) & 7- 8-9 & 232 \\
\hline 27 & 1B & 033 & ESC & Escape & \[
\begin{aligned}
& \text { esc } \\
& \mathrm{K}^{\circ+}
\end{aligned}
\] & escape & 0-7-9 & \[
\begin{aligned}
& 033 \\
& 033
\end{aligned}
\] \\
\hline 28 & 1C & 034 & FS & File Separator & \(\mathrm{L}^{\circ+}\) & \(\backslash^{\circ}\) & 11-4-8-9 & 234 \\
\hline 29 & 1D & 035 & GS & Group Separator & \(\mathrm{M}^{\text {ot }}\) & ] & 11-5-8-9 & 035 \\
\hline 30 & 1 E & 036 & RS & Record Separator & \(\mathrm{N}^{\circ+}\) & \(\wedge^{\circ}\) & 11-6-8-9 & 036 \\
\hline 31 & 1 F & 037 & US & Unit Separator & \(\mathrm{O}^{\circ+}\) & - & 11-7-8-9 & 237 \\
\hline 32 & 20 & 040 & SP & Space & space & space & No Punches & 240 \\
\hline 33 & 21 & 041 & ! & & \(1^{+}\) & \(1^{+}\) & 12-7-8 & 041 \\
\hline 34 & 22 & 042 & " & & \(2^{+}\) & \(2^{+}\) & 7-8 & 042 \\
\hline
\end{tabular}
- Control
+ Shift
* Repeat

\section*{APPENDIX C (Continued) ASCII - 128 CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \[
\begin{array}{|l}
7-\mathrm{Bit} \\
\text { Octal }
\end{array}
\] & \begin{tabular}{l}
ASCII \\
Graphic Or \\
Control Characters
\end{tabular} & Explanation & To Produce On TTY Mod 33, 35 & ```
To Produce
    On
    TTY Mod
        37
``` & \begin{tabular}{l}
ASHCII \\
Punched Card Code
\end{tabular} & \[
\begin{array}{|l}
8-\mathrm{Bit} \\
\text { Octal }
\end{array}
\] \\
\hline 35 & 23 & 043 & \# & & \(3^{+}\) & \(3^{+}\) & 3-8 & 243 \\
\hline 36 & 24 & 044 & \$ & & \(4+\) & \(4^{+}\) & 11-3-8 & 044 \\
\hline 37 & 25 & 045 & \% & & \(5+\) & \(5^{+}\) & 0-4-8 & 245 \\
\hline 38 & 26 & 046 & \& & & \(6+\) & \(6{ }^{+}\) & 12 & 246 \\
\hline 39 & 27 & 047 & , & & \(7{ }^{+}\) & \(7{ }^{+}\) & 5-8 & 047 \\
\hline 40 & 28 & 050 & ( & & \(8+\) & \(8^{+}\) & 12-5-8 & 050 \\
\hline 41 & 29 & 051 & ) & & \(9^{+}\) & \(9^{+}\) & 11-5-8 & 251 \\
\hline 42 & 2A & 052 & * & & : +* & : + * & 11-4-8 & 252 \\
\hline 43 & 2B & 053 & + & & ; + & ; + & 12-6-8 & 053 \\
\hline 44 & 2C & 054 & , & & , & , & 0-3-8 & 054 \\
\hline 45 & 2D & 055 & - & & -* & -* & 11 & 055 \\
\hline 46 & 2 E & 056 & & & . * & . \({ }\) & 12-3-8 & 056 \\
\hline 47 & 2 F & 057 & 1 & & / & / & 0-1 & 257 \\
\hline 48 & 30 & 060 & 0 & & 0 & 0 & 0 & 060 \\
\hline 49 & 31 & 061 & 1 & & 1 & 1 & 1 & 261 \\
\hline 50 & 32 & 062 & 2 & & 2 & 2 & 2 & 262 \\
\hline 51 & 33 & 063 & 3 & & 3 & 3 & 3 & 063 \\
\hline 52 & 34 & 064 & 4 & & 4 & 4 & 4 & 264 \\
\hline 53 & 35 & 065 & 5 & & 5 & 5 & 5 & 065 \\
\hline 54 & 36 & 066 & 6 & & 6 & 6 & 6 & 066 \\
\hline 55 & 37 & 067 & 7 & & 7 & 7 & 7 & 267 \\
\hline 56 & 38 & 070 & 8 & & 8 & 8 & 8 & 270 \\
\hline 57 & 39 & 071 & 9 & & 9 & 9 & 9 & 071 \\
\hline 58 & 3 A & 072 & : & & : & :* & 2-8 & 072 \\
\hline 59 & 3 B & 073 & ; & & ; & ; & 11-6-8 & 273 \\
\hline 60 & 3 C & 074 & \(<\) & & , + & \(<\) & 12-4-8 & 074 \\
\hline 61 & 3D & 075 & \(=\) & & -+ & - & 6-8 & 275 \\
\hline 62 & 3 E & 076 & \(>\) & & . + & \(>\) & 0-6-8 & 276 \\
\hline 63 & 3 F & 077 & ? & & \(1+\) & 1 & 0-7-8 & 077 \\
\hline 64 & 40 & 100 & @ & & \(\mathrm{P}^{+}\) & @ & 4-8 & 300 \\
\hline 65 & 41 & 101 & A & & A & \(\mathrm{A}^{+}\) & 12-1 & 101 \\
\hline 66 & 42 & 102 & B & & B & \(\mathrm{B}^{+}\) & 12-2 & 102 \\
\hline 67 & 43 & 103 & C & & C & \(\mathrm{C}^{+}\) & 12-3 & 303 \\
\hline 68 & 44 & 104 & D & & D & \(\mathrm{D}^{+}\) & 12-4 & 104 \\
\hline 69 & 45 & 105 & E & & E & \(\mathrm{E}^{+}\) & 12-5 & 305 \\
\hline 70 & 46 & 106 & F & & F & \(\mathrm{F}^{+}\) & 12-6 & 306 \\
\hline 71 & 47 & 107 & G & & G & \(\mathrm{G}^{+}\) & 12-7 & 107 \\
\hline 72 & 48 & 110 & H & & H & \(\mathrm{H}^{+}\) & 12-8 & 110 \\
\hline 73 & 49 & 111 & I & & I & \(\mathrm{I}^{+}\) & 12-9 & 311 \\
\hline 74 & 4 A & 112 & J & & J & \(\mathrm{J}^{+}\) & 11-1 & 312 \\
\hline
\end{tabular}

DG-01016 (Sheet 2)
+ Shift
* Repeat

\title{
APPENDIX C (Continued) ASCII - 128 CHARACTER CODES
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \[
\begin{aligned}
& 7 \text { - Bit } \\
& \text { Octal }
\end{aligned}
\] & ASCII
Graphic
Or
Control
Characters & Explanation & ```
To Produce
    On
    TTY Mod
    33,35
``` & To Produce On TTY Mod 37 & \begin{tabular}{l}
ASHCII \\
Punched Card Code
\end{tabular} & \[
\begin{aligned}
& 8-\text { Bit } \\
& \text { Octal }
\end{aligned}
\] \\
\hline 75 & 4B & 113 & K & & K & \(\mathrm{K}^{+}\) & 11-2 & 113 \\
\hline 76 & 4C & 114 & L & & L & \(\mathrm{L}^{+}\) & 11-3 & 314 \\
\hline 77 & 4D & 115 & M & & M & \(\mathrm{M}^{+}\) & 11-4 & 115 \\
\hline 78 & 4E & 116 & N & & N & \(\mathrm{N}^{+}\) & 11-5 & 116 \\
\hline 79 & 4 F & 117 & O & & 0 & \(\mathrm{O}^{+}\) & 11-6 & 317 \\
\hline 80 & 50 & 120 & P & & P & \(\mathrm{P}^{+}\) & 11-7 & 120 \\
\hline 81 & 51 & 121 & Q & & Q & \(\mathrm{Q}^{+}\) & 11-8 & 321 \\
\hline 82 & 52 & 122 & R & & R & \(\mathrm{R}^{+}\) & 11-9 & 322 \\
\hline 83 & 53 & 123 & S & & S & \(\mathrm{S}^{+}\) & 0-2 & 123 \\
\hline 84 & 54 & 124 & T & & T & \(\mathrm{T}^{+}\) & 0-3 & 324 \\
\hline 85 & 55 & 125 & U & & U & U \({ }^{+}\) & 0-4 & 125 \\
\hline 86 & 56 & 126 & V & & V & \(\mathrm{V}^{+}\) & 0-5 & 126 \\
\hline 87 & 57 & 127 & W & & W & \(\mathrm{W}^{+}\) & 0-6 & 327 \\
\hline 88 & 58 & 130 & X & & X & \(\mathrm{X}^{+*}\) & 0-7 & 330 \\
\hline 89 & 59 & 131 & Y & & Y & \(\mathrm{Y}^{+}\) & 0-8 & 131 \\
\hline 90 & 5A & 132 & Z & & Z & \(\mathrm{Z}^{+}\) & 0-9 & 132 \\
\hline 91 & 5B & 133 & & & K + & & 12-2-8 & 333 \\
\hline 92 & 5 C & 134 & 1 & & L + & 1 & 0-2-8 & 134 \\
\hline 93 & 5D & 135 & ] & & \(\mathrm{M}^{+}\) & ] & 11-2-8 & 335 \\
\hline 94 & 5 E & 136 & 1 (ヘ) & & \(\mathrm{N}^{+}\) & \(\wedge\) & 11-7-8 & 336 \\
\hline 95 & 5 F & 137 & -(-) & & \(\mathrm{O}^{+}\) & -* & 0-5-8 & 137 \\
\hline 96 & 60 & 140 & 1 (-) & & & \(\mathrm{@}^{+}\) & 1-8 & 140 \\
\hline 97 & 61 & 141 & a & & & A & 12- 0-1 & 341 \\
\hline 98 & 62 & 142 & b & & & B & 12-0-2 & 342 \\
\hline 99 & 63 & 143 & c & & & C & 12- 0-3 & 143 \\
\hline 100 & 64 & 144 & d & & & D & 12-0-4 & 344 \\
\hline 101 & 65 & 145 & e & & & E & 12-0-5 & 145 \\
\hline 102 & 66 & 146 & f & & & F & 12-0-6 & 146 \\
\hline 103 & 67 & 147 & g & & & G & 12-0-7 & 347 \\
\hline 104 & 68 & 150 & h & & & H & 12-0-8 & 350 \\
\hline 105 & 69 & 151 & i & & & I & 12-0-9 & 151 \\
\hline 106 & 6A & 152 & j & & & J & 12-11-1 & 152 \\
\hline 107 & 6 B & 153 & k & & & K & 12-11-2 & 353 \\
\hline 108 & 6C & 154 & , & & & L & 12-11-3 & 154 \\
\hline 109 & 6 D & 155 & m & & & M & 12-11-4 & 355 \\
\hline 110 & 6 E & 156 & n & & & N & 12-11-5 & 356 \\
\hline 111 & 6 F & 157 & 0 & & & O & 12-11-6 & 157 \\
\hline 112 & 70 & 160 & p & & & P & 12-11-7 & 360 \\
\hline 113 & 71 & 161 & q & & & Q & 12-11-8 & 161 \\
\hline 114 & 72 & 162 & r & & & R & 12-11-9 & 162 \\
\hline
\end{tabular}

\footnotetext{
+ Shift
* Repeat
}

\section*{APPENDIX C (Continued) ASCII - 128 CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \[
\begin{aligned}
& 7 \text { - Bit } \\
& \text { Octal }
\end{aligned}
\] & \begin{tabular}{l}
ASCII \\
Graphic Or Control Characters
\end{tabular} & Explanation & ```
To Produce
    On
    TTY Mod
    33,35
``` &  & \begin{tabular}{l}
ASHCII \\
Punched \\
Card \\
Code
\end{tabular} & \[
\begin{array}{|l|}
8-\mathrm{Bit} \\
\text { Octal }
\end{array}
\] \\
\hline 115 & 73 & 163 & S & & & S & 11-0-2 & 363 \\
\hline 116 & 74 & 164 & t & & & T & 11-0-3 & 164 \\
\hline 117 & 75 & 165 & u & & & U & 11-0-4 & 365 \\
\hline 118 & 76 & 166 & v & & & V & 11-0-5 & 366 \\
\hline 119 & 77 & 167 & w & & & W & 11-0-6 & 167 \\
\hline 120 & 78 & 170 & x & & & X* & 11-0-7 & 170 \\
\hline 121 & 79 & 171 & y & & & Y & 11-0-8 & 371 \\
\hline 122 & 7A & 172 & z & & & Z & 11-0-9 & 372 \\
\hline 123 & 7B & 173 & ; & & & [ \({ }^{+}\) & 12-0 & 173 \\
\hline 124 & 7 C & 174 & 1 & & & \(1+\) & 12-11 & 374 \\
\hline 125 & 7 D & 175 & , & & & ] & 11-0 & 175 \\
\hline 126 & 7E & 176 & \(\sim\) & & & \({ }^{+}\) & 11-0-1 & 176 \\
\hline 127 & 7 F & 177 & DEL & Delete & rubout & delete* & 12-7-9 & 377 \\
\hline
\end{tabular}
+ Shift
* Repeat

\section*{APPENDIX C (Continued) EBCDIC CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \begin{tabular}{l}
EBCDIC \\
Graphic or Control Characters
\end{tabular} & Explanation & \begin{tabular}{l}
Punched \\
Card \\
Code
\end{tabular} \\
\hline 0 & 00 & NUL & Null & 12-0-1-8-9 \\
\hline 1 & 01 & SOH & Start of Heading & 12-1-9 \\
\hline 2 & 02 & STX & Start of Text & 12-2-9 \\
\hline 3 & 03 & EXT & End of Text & 12-3-9 \\
\hline 4 & 04 & PF & Punch Off & 12-4-9 \\
\hline 5 & 05 & HT & Horizontal Tab & 12-5-9 \\
\hline 6 & 06 & LC & Lower Case & 12-6-9 \\
\hline 7 & 07 & DEL & Delete & 12-7-9 \\
\hline 8 & 08 & & & 12-8-9 \\
\hline 9 & 09 & & & 12-1-8-9 \\
\hline 10 & 0 A & SMM & Start of Manual Message & 12-2-8-9 \\
\hline 11 & 0B & VT & Vertical Tab & 12-3-8-9 \\
\hline 12 & 0 C & FF & Form Feed & 12-4-8-9 \\
\hline 13 & 0D & CR & Carriage Return & 12-5-8-9 \\
\hline 14 & 0 E & SO & Shift Out & 12-6-8-9 \\
\hline 15 & 0 F & SI & Shift In & 12-7-8-9 \\
\hline 16 & 10 & DLE & Data Link Escape & 12-11-1-8-9 \\
\hline 17 & 11 & DC1 & Device Control 1 & 11-1-9 \\
\hline 18 & 12 & DC2 & Device Control 2 & 11-2-9 \\
\hline 19 & 13 & TM & Tape Mark & 11-3-9 \\
\hline 20 & 14 & RES & Restore & 11-4-9 \\
\hline 21 & 15 & NL & New Line & 11-5-9 \\
\hline 22 & 16 & BS & Back Space & 11-6-9 \\
\hline 23 & 17 & IL & Idle & 11-7-9 \\
\hline 24 & 18 & CAN & Cancel & 11-8-9 \\
\hline 25 & 19 & EM & End of Medium & 11-1-8-9 \\
\hline 26 & 1 A & CC & Cursor Control & 11-2-8-9 \\
\hline 27 & 1B & CU1 & Customer Use 1 & 11-3-8-9 \\
\hline 28 & 1 C & IFS & Interchange File Separator & 11-4-8-9 \\
\hline 29 & 1D & IGS & Interchange Group Separator & 11-5-8-9 \\
\hline 30 & 1E & IRS & Interchange Record Separator & 11-6-8-9 \\
\hline 31 & 1 F & IUS & Interchange Unit Separator & 11-7-8-9 \\
\hline 32 & 20 & DS & Digit Select & 11- 0-1-8-9 \\
\hline 33 & 21 & SOS & Start of Significance & 0-1-9 \\
\hline 34 & 22 & FS & Field Separator & 0-2-9 \\
\hline 35 & 23 & & & 0-3-9 \\
\hline 36 & 24 & BYP & Bypass & 0-4-9 \\
\hline 37 & 25 & LF & Line Feed & 0-5-9 \\
\hline 38 & 26 & ETB & End of Transmission Block & 0-6-9 \\
\hline 39 & 27 & ESC & Escape & 0-7-9 \\
\hline 40 & 28 & & & 0-8-9 \\
\hline 41 & 29 & & & 0-1-8-9 \\
\hline 42 & 2A & SM & Set Mode & 0-2-8-9 \\
\hline 43 & 2B & CU2 & Customer Use 2 & 0-3-8-9 \\
\hline 44 & 2 C & & & 0-4-8-9 \\
\hline
\end{tabular}

\section*{APPENDIX C (Continued) EBCDIC CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \begin{tabular}{l}
EBCDIC \\
Graphic or Control Characters
\end{tabular} & Explanation & Punched Card Code \\
\hline 45 & 2D & ENQ & Enquiry & 0-5-8-9 \\
\hline 46 & 2E & ACK & Acknowledge & 0-6-8-9 \\
\hline 47 & 2 F & BEL & Bell & 0-7-8-9 \\
\hline 48 & 30 & & & 12-11-0-1-8-9 \\
\hline 49 & 31 & & & 1-9 \\
\hline 50 & 32 & SYN & Synchronous Idle & 2-9 \\
\hline 51 & 33 & & & 3-9 \\
\hline 52 & 34 & PN & Punch On & 4-9 \\
\hline 53 & 35 & RS & Reader Stop & 5-9 \\
\hline 54 & 36 & UC & Upper Case & 6-9 \\
\hline 55 & 37 & EOT & End of Transmission & 7-9 \\
\hline 56 & 38 & & & 8-9 \\
\hline 57 & 39 & & & 1-8-9 \\
\hline 58 & 3A & & & 2-8-9 \\
\hline 59 & 3B & CU3 & Customer Use 3 & 3-8-9 \\
\hline 60 & 3 C & DC4 & Device Control 4 & 4-8-9 \\
\hline 61 & 3D & NAK & Negative Acknowledge & 5-8-9 \\
\hline 62 & 3 E & & & 6-8-9 \\
\hline 63 & 3 F & SUB & Substitute & 7-8-9 \\
\hline 64 & 40 & SP & Space & no punches \\
\hline 65 & 41 & & & 12-0-1-9 \\
\hline 66 & 42 & & & 12-0-2-9 \\
\hline 67 & 43 & & & 12-0-3-9 \\
\hline 68 & 44 & & & 12-0-4-9 \\
\hline 69 & 45 & & & 12-0-5-9 \\
\hline 70 & 46 & & & 12-0-6-9 \\
\hline 71 & 47 & & & 12-0-7-9 \\
\hline 72 & 48 & & & 12-0-8-9 \\
\hline 73 & 49 & & & 12-1-8 \\
\hline 74 & 4A & \(\dagger\) & & 12-2-8 \\
\hline 75 & 4B & . & & 12-3-8 \\
\hline 76 & 4C & \(<\) & & 12-4-8 \\
\hline 77 & 4D & ( & & 12-5-8 \\
\hline 78 & 4E & + & & 12-6-8 \\
\hline 79 & 4 F & 1 & & 12-7-8 \\
\hline 80 & 50 & \& & & 12 \\
\hline 81 & 51 & & & 12-11-1-9 \\
\hline 82 & 52 & & & 12-11-2-9 \\
\hline 83 & 53 & & & 12-11-3-9 \\
\hline 84 & 54 & & & 12-11-4-9 \\
\hline 85 & 55 & & & 12-11-5-9 \\
\hline 86 & 56 & & & 12-11-6-9 \\
\hline 87 & 57 & & & 12-11-7-9 \\
\hline 88 & 58 & & & 12-11-8-9 \\
\hline
\end{tabular}

\section*{APPENDIX C (Continued) EBCDIC CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \begin{tabular}{l}
EBCDIC \\
Graphic or Control Characters
\end{tabular} & Explanation & Punched Card Code \\
\hline 89 & 59 & & & 11-1-8 \\
\hline 90 & 5A & ! & & 11-2-8 \\
\hline 91 & 5B & \$ & & 11-3-8 \\
\hline 92 & 5 C & * & & 11-4-8 \\
\hline 93 & 5D & ) & & 11-5-8 \\
\hline 94 & 5 E & & & 11-6-8 \\
\hline 95 & 5 F & \(\neg\) & & 11-7-8 \\
\hline 96 & 60 & - & & \\
\hline 97 & 61 & 1 & & 0-1 \\
\hline 98 & 62 & & & 11-0-2-9 \\
\hline 99 & 63 & & & 11-0-3-9 \\
\hline 100 & 64 & & & 11-0-4-9 \\
\hline 101 & 65 & & & 11-0-5-9 \\
\hline 102 & 66 & & & 11-0-6-9 \\
\hline 103 & 67 & & & 11-0-7-9 \\
\hline 104 & 68 & & & 11-0-8-9 \\
\hline 105 & 69 & & & 0-1-8 \\
\hline 106 & 6A & i & & 12-11 \\
\hline 107 & 6 B & & & 0-3-8 \\
\hline 108 & 6 C & \% & & 0-4-8 \\
\hline 109 & 6 D & - & & 0-5-8 \\
\hline 110 & 6 E & > & & 0-6-8 \\
\hline 111 & 6 F & ? & & 0-7-8 \\
\hline 112 & 70 & & & 12-11-0 \\
\hline 113 & 71 & & & 12-11-0-1-9 \\
\hline 114 & 72 & & & 12-11-0-2-9 \\
\hline 115 & 73 & & & 12-11-0-3-9 \\
\hline 116 & 74 & & & 12-11-0-4-9 \\
\hline 117 & 75 & & & 12-11-0-5-9 \\
\hline 118 & 76 & & & 12-11-0-6-9 \\
\hline 119 & 77 & & & 12-11-0-7-9 \\
\hline 120 & 78 & & & 12-11-0-8-9 \\
\hline 121 & 79 & & & 1-8 \\
\hline 122 & 7A & : & & 2-8 \\
\hline 123 & 7B & \# & & 3-8 \\
\hline 124 & 7 C & @ & & 4-8 \\
\hline 125 & 7 D & . & & 5-8 \\
\hline 126 & 7 E & \(=\) & & 6-8 \\
\hline 127 & 7 F & " & & 7-8 \\
\hline 128 & 80 & & & 12-0-1-8 \\
\hline 129 & 81 & a & & 12-0-1 \\
\hline 130 & 82 & b & & 12-0-2 \\
\hline 131 & 83 & c & & 12-0-3 \\
\hline 132 & 84 & d & & 12-0-4 \\
\hline
\end{tabular}

\section*{APPENDIX C (Continued) \\ EBCDIC CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \begin{tabular}{l}
EBCDIC \\
Graphic or Control Characters
\end{tabular} & Explanation & Punched Card Code \\
\hline 133 & 85 & e & & 12-0-5 \\
\hline 134 & 86 & , & & 12-0-6 \\
\hline 135 & 87 & g & & 12-0-7 \\
\hline 136 & 88 & h & & 12-0-8 \\
\hline 137 & 89 & i & & 12-0-9 \\
\hline 138 & 8A & & & 12-0-2-8 \\
\hline 139 & 8B & & & 12-0-3-8 \\
\hline 140 & 8C & & & 12-0-4-8 \\
\hline 141 & 8D & & & 12-0-5-8 \\
\hline 142 & 8E & & & 12-0-6-8 \\
\hline 143 & 8 F & & & 12-0-7-8 \\
\hline 144 & 90 & & & 12-11-1-8 \\
\hline 145 & 91 & j & & 12-11-1 \\
\hline 146 & 92 & k & & 12-11-2 \\
\hline 147 & 93 & 1 & & 12-11-3 \\
\hline 148 & 94 & m & & 12-11-4 \\
\hline 149 & 95 & n & & 12-11-5 \\
\hline 150 & 96 & o & & 12-11-6 \\
\hline 151 & 97 & p & & 12-11-7 \\
\hline 152 & 98 & q & & 12-11-8 \\
\hline 153 & 99 & r & & 12-11-9 \\
\hline 154 & 9A & & & 12-11-2-8 \\
\hline 155 & 9B & & & 12-11-3-8 \\
\hline 156 & 9C & & & 12-11-4-8 \\
\hline 157 & 9D & & & 12-11-5-8 \\
\hline 158 & 9 E & & & 12-11-6-8 \\
\hline 159 & 9 F & & & 12-11-7-8 \\
\hline 160 & A0 & & & 11-0-1-8 \\
\hline 161 & A1 & \(\sim\) & & 11-0-1 \\
\hline 162 & A2 & S & & 11-0-2 \\
\hline 163 & A 3 & t & & 11-0-3 \\
\hline 164 & A4 & u & & 11-0-4 \\
\hline 165 & A5 & v & & 11-0-5 \\
\hline 166 & A6 & w & & 11-0-6 \\
\hline 167 & A 7 & x & & 11-0-7 \\
\hline 168 & A8 & y & & 11-0-8 \\
\hline 169 & A 9 & z & & 11-0-9 \\
\hline 170 & AA & & & 11-0-2-8 \\
\hline 171 & AB & & & 11-0-3-8 \\
\hline 172 & AC & & & 11-0-4-8 \\
\hline 173 & AD & & & 11-0-5-8 \\
\hline 174 & AE & & & 11-0-6-8 \\
\hline 175 & AF & & & 11-0-7-8 \\
\hline 176 & B0 & & & 12-11-0-1-8 \\
\hline 177 & B1 & & & 12-11-0-1 \\
\hline
\end{tabular}

\section*{APPENDIX C (Continued) EBCDIC CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \begin{tabular}{l}
EBCDIC \\
Graphic or Control Characters
\end{tabular} & Explanation & Punched Card Code \\
\hline 178 & B2 & & & 12-11-0-2 \\
\hline 179 & B3 & & & 12-11-0-3 \\
\hline 180 & B4 & & & 12-11-0-4 \\
\hline 181 & B5 & & & 12-11-0-5 \\
\hline 182 & B6 & & & 12-11-0-6 \\
\hline 183 & B7 & & & 12-11-0-7 \\
\hline 184 & B8 & & & 12-11-0-8 \\
\hline 185 & B9 & & & 12-11-0-9 \\
\hline 186 & BA & & & 12-11-0-2-8 \\
\hline 187 & BB & & & 12-11-0-3-8 \\
\hline 188 & BC & & & 12-11-0-4-8 \\
\hline 189 & BD & & & 12-11-0-5-8 \\
\hline 190 & BE & & & 12-11-0-6-8 \\
\hline 191 & BF & & & 12-11-0-7-8 \\
\hline 192 & C0 & \(\{\) & & 12-0 \\
\hline 193 & C1 & A & & 12-1 \\
\hline 194 & C2 & B & & 12-2 \\
\hline 195 & C3 & C & & 12-3 \\
\hline 196 & C4 & D & & 12-4 \\
\hline 197 & C5 & E & & 12-5 \\
\hline 198 & C6 & F & & 12-6 \\
\hline 199 & C7 & G & & 12-7 \\
\hline 200 & C8 & H & & 12-8 \\
\hline 201 & C9 & I & & 12-9 \\
\hline 202 & CA & & & 12-0-2-8-9 \\
\hline 203 & CB & & & 12-0-3-8-9 \\
\hline 204 & CC & 5 & & 12-0-4-8-9 \\
\hline 205 & CD & & & 12-0-5-8-9 \\
\hline 206 & CE & T & & 12-0-6-8-9 \\
\hline 207 & CF & & & 12-0-7-8-9 \\
\hline 208 & D0 & \} & & 11-0 \\
\hline 209 & D1 & J & & 11-1 \\
\hline 210 & D2 & K & & 11-2 \\
\hline 211 & D3 & L & & 11-3 \\
\hline 212 & D4 & M & & 11-4 \\
\hline 213 & D5 & N & & 11-5 \\
\hline 214 & D6 & O & & 11-6 \\
\hline 215 & D7 & P & & 11-7 \\
\hline 216 & D8 & Q & & 11-8 \\
\hline 217 & D9 & R & & 11-9 \\
\hline 218 & DA & & & 12-11-2-8-9 \\
\hline 219 & DB & & & 12-11-3-8-9 \\
\hline 220 & DC & & & 12-11-4-8-9 \\
\hline 221 & DD & & & 12-11-5-8-9 \\
\hline
\end{tabular}

\section*{APPENDIX C (Continued) EBCDIC CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|}
\hline Decimal & Hexadecimal & \begin{tabular}{l}
EBCDIC \\
Graphic or Control Characters
\end{tabular} & Explanation & Punched Card Code \\
\hline 222 & DE & & & 12-11-6-8-9 \\
\hline 223 & DF & & & 12-11-7-8-9 \\
\hline 224 & E0 & & & 0-2-8 \\
\hline 225 & E1 & & & 11-0-1-9 \\
\hline 226 & E2 & S & & 0-2 \\
\hline 227 & E3 & T & & 0-3 \\
\hline 228 & E4 & U & & 0-4 \\
\hline 229 & E5 & V & & 0-5 \\
\hline 230 & E6 & W & & 0-6 \\
\hline 231 & E7 & X & & 0-7 \\
\hline 232 & E8 & Y & & 0-8 \\
\hline 233 & E9 & Z & & 0-9 \\
\hline 234 & EA & & & 11-0-2-8-9 \\
\hline 235 & EB & & & 11-0-3-8-9 \\
\hline 236 & EC & त & & 11-0-4-8-9 \\
\hline 237 & ED & & & 11-0-5-8-9 \\
\hline 238 & EE & & & 11-0-6-8-9 \\
\hline 239 & EF & & & 11-0-7-8-9 \\
\hline 240 & F0 & 0 & & 0 \\
\hline 241 & F1 & 1 & & 1 \\
\hline 242 & F2 & 2 & & 2 \\
\hline 243 & F3 & 3 & & 3 \\
\hline 244 & F4 & 4 & & 4 \\
\hline 245 & F5 & 5 & & 5 \\
\hline 246 & F6 & 6 & & 6 \\
\hline 247 & F7 & 7 & & 7 \\
\hline 248 & F8 & 8 & & 8 \\
\hline 249 & F9 & 9 & & 9 \\
\hline 250 & FA & LVM & & 12-11-0-2-8-9 \\
\hline 251 & FB & & & 12-11-0-3-8-9 \\
\hline 252 & FC & & & 12-11-0-4-8-9 \\
\hline 253 & FD & & & 12-11-0-5-8-9 \\
\hline 254 & FE & & & 12-11-0-6-8-9 \\
\hline 255 & FF & EO & & 12-11-0-7-8-9 \\
\hline
\end{tabular}

\title{
APPENDIX D \\ NOVA LINE COMPUTERS INSTRUCTION EXECUTION TIMES
}

SUPERNOVA read-only time equals semiconductor time, except add 0.2 for LDA, STA, ISZ, and DSZ if reference is to core. NOVA times are for core; for read-only subtract 0.2 except subtract 0.4 for LDA, STA, ISZ, and DSZ if reference is to read-only memory. When two numbers are given, the one at the left of the slash is the time for an isolated transfer, the one at the right is the minimum time between consecutive transfers. All times are in microseconds.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{NOVA} & \multicolumn{2}{|l|}{SUPERNOVA} & \multirow[t]{2}{*}{\[
\begin{gathered}
1200 \\
\text { SERIES } \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
800,820 \\
840 \\
\hline
\end{gathered}
\]} & \multirow[b]{2}{*}{830} & \multicolumn{2}{|l|}{NOVA 2} \\
\hline & & SC & CORE & & & & 8K & 16 K \\
\hline LDA & 5.2 & 1.2 & 1.6 & 2.55 & 1.6 & 2.0 & 1.6 & 2.0 \\
\hline STA & 5.5 & 1.2 & 1.6 & 2.55 & 1.6 & 2.0 & 1.6 & 2.0 \\
\hline ISZ. DSZ & 5.2 & 1.4 & 1.8 & 3.15 & 1.8 & 2.2 & 1.7 & 2.1 \\
\hline JMP & 5.6 & 0.6 & 0.8 & 1.35 & 0.8 & 1.0 & 0.8 & 1.0 \\
\hline JSR & 3.5 & 1.2 & 1.4 & 1.35 & 0.8 & 1.0 & 1.1 & 1.2 \\
\hline COM, NEG, MOV. INC & 5.6 & 0.3 & 0.8 & 1.35 & 0.8 & 1.0 & 0.8 & 1.0 \\
\hline ADC. SUB, ADD, AND & 5.9 & 0.3 & 0.8 & 1.35 & 0.8 & 1.0 & 0.8 & 1.0 \\
\hline Each level of @, add & 2.6 & 0.6 & 0.8 & 1.2 & 0.8 & 1.0 & 0.8 & 1.0 \\
\hline Each autoindex, add & 0.0 & 0.2 & 0.2 & 0.6 & 0.2 & 0.2 & 0.5 & 0.5 \\
\hline Base register addr, add & 0.3 & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 \\
\hline If skip occurs, add & 0.0 & * & 0.8 & 1.35 & 0.2 & 0.2 & 0.3 & 0.2 \\
\hline I/O input (except INTA) & 4.4 & 2.8 & 2.9 & 2.55 & 2.2 & 2.4 & 1.4 & 1.5 \\
\hline INTA & 4.4 & 3.6 & 3.7 & 2.55 & 2.2 & 2.4 & 1.4 & 1.5 \\
\hline I/O output & 4.7 & 3.2 & 3.3 & 3.15 & 2.2 & 2.4 & 1.6 & 1.7 \\
\hline NIO & 4.4 & 3.2 & 3.3 & 3.15 & 2.2 & 2.4 & 1.6 & 1.7 \\
\hline I/O skips & 4.4 & 2.8 & 2.9 & 2.55 & 1.4 & 1.6 & 1.1 & 1.2 \\
\hline If skip occurs, add & 0.0 & 0.0 & 0.0 & 0.0 & 0.2 & 0.2 & 0.3 & 0.2 \\
\hline For S, C, or P; add & 0.0 & 0.0 & 0.0 & 0.0 & 0.6 & 0.6 & 0.3 & 0.3 \\
\hline \multicolumn{9}{|l|}{MUL} \\
\hline Average & 11.1 & 3.7 & 3.8 & 3.75 & 8.8 & 9.0 & 6.1 & 6.2 \\
\hline Maximum & 11.1 & 5.3 & 5.4 & 3.75 & 8.8 & 9.0 & 6.1 & 6.2 \\
\hline \multicolumn{9}{|l|}{DIV} \\
\hline Successful & 11.9 & 6.8 & 6.9 & 4.05 & 8.8 & 9.0 & 6.4 & 6.5 \\
\hline Unsuccessful & 11.9 & 1.5 & 1.6 & 2.55 & 1.6 & 2.0 & 6.4 & 6.5 \\
\hline P.I. CYCLE & 5.2 & 1.8 & 2.2 & 3.0 & 1.6 & 2.0 & 2.2 & 2.5 \\
\hline \multicolumn{9}{|l|}{INTERRUPT LATENCY} \\
\hline With MUL/DIV & 12.0 & 9.0 & 9.0 & 7.0 & 10.6 & 12.0 & 5.8 & 5.9 \\
\hline Without MUL/DIV & 12.0 & 5.0 & 5.0 & 7.0 & 4.6 & 6.0 & 1.9 & 2.3 \\
\hline \multicolumn{9}{|l|}{DATA CHANNEL} \\
\hline Input & 3.5 & 2.3 & 2.3 & 1.2 & 2.0 & 2.2 & 2.0 & 2.1 \\
\hline Output & 4.4 & 2.8 & 2.8 & 1.2/1.8 & 2.0 & 2.2 & 2.1 & 2.2 \\
\hline Increment & 4.4 & 2.8 & 2.8 & 1.8/2.4 & 2.2 & 2.4 & 2.2 & 2.3 \\
\hline Add to memory & 5.3 & 2.8 & 2.8 & ---- & ---- & N/A & --- & --- \\
\hline \multicolumn{9}{|l|}{Latency \({ }^{+}\)} \\
\hline With MUL/DIV & 17.3 & 11.8 & 11.8 & 9.4 & 5.8 & 6.4 & 5.2 & 5.3 \\
\hline Without MUL/DIV & 17.3 & 7.8 & 7.8 & 9.4 & 5.8 & 6.4 & 5.2 & 5.3 \\
\hline \multicolumn{9}{|l|}{HIGH SPEED DATA CHANNEL} \\
\hline Input & N/A & 0.8 & 0.8 & N/A & 0.8 & 1.0 & 0.8 & 0.9/1.0 \\
\hline Output & & 0.8/1.0 & 0.8/1.0 & & 0.8/1.0 & 1.0 1.2 & 1.2 & 1.3 \\
\hline Increment & & 1.0/1.2 & 1.0/1.2 & & 1.0/1.2 & 1.21 .4 & 1.3 & 1.4 \\
\hline Add to memory & & 1.0/1.2 & 1.0/1.2 & ---- & ---- & N/A & --- & --- \\
\hline Latency \({ }^{+}\) & & & & & & & & \\
\hline With MUL/DIV & & 5.7 & 5.7 & & 4.8 & 5.4 & 4.3 & 4.4 \\
\hline Without MUL/DIV & & 3.7 & 3.7 & & 3.2 & 3.6 & 4.3 & 4.4 \\
\hline
\end{tabular}
*If 2 AC -multiple operation instruction is skipped, add 0.3 ; otherwise add 0.6 .
+For highest priority peripheral on I/O bus.
DG-01131

\section*{APPENDIX D (Continued)}

\section*{ECLIPSE COMPUTER INSTRUCTION EXECUTION TIMES}

The following table gives minimum, maximum, and typical execution times for all instructions in the basic instruction set. These times assume
a system without the MAP feature operating with 4 -way interleaved core memory. All times are in mic roseconds.
\begin{tabular}{|c|c|c|c|c|}
\hline STANDARD INSTRUCTION SET & MINIMUM & MAXIMUM & TYPICAL & NOTES \\
\hline ADD & 0.6 & 0.6 & 0.6 & 1 \\
\hline ADD COMPLEMENT & 0.6 & 0.6 & 0.6 & 1 \\
\hline ADD IMMEDIATE & 0.6 & 0.6 & 0.6 & \\
\hline EXTENDED ADD IMMEDIATE & 1.2 & 1.2 & 1.2 & \\
\hline AND & 0.6 & 0.6 & 0.6 & 1 \\
\hline AND IMMEDIATE & 1.2 & 1.2 & 1.2 & \\
\hline AND WITH COMPLEMENTED SOURCE & 0.6 & 0.6 & 0.6 & \\
\hline BLOCK ADD AND MOVE & \(1.8+0.8 \mathrm{~N}\) & \(1.8+1.2 \mathrm{~N}\) & \(1.7+1.0 \mathrm{~N}\) & 2 \\
\hline BLOCK MOVE & \(2.0+0.6 \mathrm{~N}\) & \(1.4+1.2 \mathrm{~N}\) & \(1.85+0.85 \mathrm{~N}\) & 2 \\
\hline COMPARE LIMITS & \multicolumn{2}{|l|}{specified AC's not the same} & & \\
\hline number within limits & 1.8 & 2.2 & 1.9 & \\
\hline number less than L & 2.0 & 2.4 & 2.1 & \\
\hline number greater than H & 2.2 & 2.6 & 2.3 & \\
\hline & \multicolumn{2}{|l|}{specified AC's the same} & & \\
\hline number within limits & 1.6 & 1.6 & 1.6 & \\
\hline number less than L & 1.8 & 1.8 & 1.8 & \\
\hline number greater than H & 1.6 & 1.6 & 1.6 & \\
\hline COMPLEMENT & 0.6 & 0.6 & 0.6 & 1 \\
\hline COUNT BITS & 1.0 & 10.6 & \(1.0+0.6 \mathrm{~N}\) & 3 \\
\hline DECIMAL ADD & 0.6 & 0.6 & 0.6 & \\
\hline DECREMENT AND SKIP IF ZERO & 1.4 & 1.6 & 1.5 & 4 \\
\hline EXTENDED DECREMENT AND SKIP IF ZERO & 2.4 & 2.6 & 2.45 & 4 \\
\hline DECIMAL SUBTRACT & 0.6 & 0.6 & 0.6 & \\
\hline DISPATCH & & & & \\
\hline number within limits & 3.6 & 3.6 & 3.6 & 4, 11 \\
\hline number less than L & 2.8 & 2.8 & 2.8 & 4 \\
\hline number greater than H & 2.6 & 2.8 & 2.65 & \\
\hline DOUBLE HEX SHIFT LEFT & 2.4 & 4.2 & \multicolumn{2}{|l|}{depends on shift count} \\
\hline DOUBLE HEX SHIFT RIGHT & 2.4 & 4.2 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{depends on shift count depends on shift count}} \\
\hline DOUBLE LOGICAL SHIFT & 1.0 & 5.6 & & \\
\hline ENTER WCS & \multicolumn{3}{|l|}{depends on user instruction} & \\
\hline EXCHANGE ACCUMULATORS & 0.8 & 0.8 & 0.8 & \\
\hline EXCLUSIVE OR & 0.6 & 0.6 & 0.6 & \\
\hline EXCLUSIVE OR IMMEDIATE & 1.2 & 1.2 & 1.2 & \\
\hline EXECUTE & \multicolumn{2}{|l|}{\(0.8+\) time for instructio} & to be execute & \\
\hline EXTENDED OPERATION & & 5.8 & 5.05 & 5 \\
\hline HALVE & 1.0 & 1.0 & 1.0 & \\
\hline HEX SHIFT LEFT & 1.8 & 3.0 & \multicolumn{2}{|l|}{depends on shift count} \\
\hline HEX SHIFT RIGHT & 1.8 & 3.0 & \multicolumn{2}{|l|}{depends on shift count} \\
\hline INCLUSIVE OR & 0.6 & 0.6 & 0.6 & \\
\hline INCLUSIVE OR IMMEDIATE & 1.2 & 1.2 & 1.2 & \\
\hline INCREMENT & 0.6 & 0.6 & 0.6 & 1 \\
\hline INCREMENT AND SKIP IF ZERO & 1.4 & 1.6 & 1.5 & 4 \\
\hline EXTENDED INCREMENT AND SKIP IF ZERO & 2.4 & 2.6 & 2.45 & 4 \\
\hline
\end{tabular}

\section*{APPENDIX D (Continued) \\ ECLIPSE COMPUTER \\ INSTRUCTION EXECUTION TIMES}
\begin{tabular}{|c|c|c|c|c|}
\hline STANDARD INSTRUCTION SET & MINIMUM & MAXIMUM & TYPICAL & NOTES \\
\hline JUMP & 0.6 & 0.8 & 0.65 & 4 \\
\hline EXTENDED JUMP & 1.6 & 1.6 & 1.6 & 4 \\
\hline JUMP TO SUBROUTINE & 0.6 & 0.8 & 0.65 & 4 \\
\hline EXTENDED JUMP TO SUBROUTINE & 1.6 & 1.6 & 1.6 & 4 \\
\hline LOAD ACCUMULATOR & 0.8 & 1.4 & 1.0 & 4 \\
\hline EXTENDED LOAD ACCUMULATOR & 1.8 & 2.4 & 1.95 & 4 \\
\hline EXTENDED LOAD EFFECTIVE ADDRESS & 1.6 & 1.6 & 1.6 & 4 \\
\hline LOAD BYTE & 1.4 & 1.8 & 1.5 & \\
\hline LOAD MAP & \(2.4+0.6 \mathrm{~N}\) & \(2.4+0.6 \mathrm{~N}\) & \(2.3+0.6 \mathrm{~N}\) & 2 \\
\hline LOCATE AND RESET LEAD BIT & 1.2 & 7.2 & \(1.2+0.4 \mathrm{~N}\) & 3 \\
\hline LOCATE LEAD BIT & 1.0 & 7.0 & \(1.0+0.4 \mathrm{~N}\) & 3 \\
\hline LOGICAL SHIFT & 1.0 & 3.8 & depends on & count \\
\hline MODIFY STACK POINTER & 2.2 & 2.4 & 2.25 & 12 \\
\hline MOVE & 0.6 & 0.6 & 0.6 & 1 \\
\hline NEGATE & 0.6 & 0.6 & 0.6 & 1 \\
\hline POP BLOCK & 4.0 & 4.8 & 4.2 & 7 \\
\hline POP MULTIPLE ACCUMULATORS & \(2.2+0.4 \mathrm{~N}\) & \(3.0+0.4 \mathrm{~N}\) & \(2.4+0.4 \mathrm{~N}\) & 7, 8 \\
\hline POP PC AND JUMP & 2.4 & 3.2 & 2.6 & 7 \\
\hline PUSH JUMP & 2.2 & 3.6 & 2.7 & 6, 13 \\
\hline PUSH MULTIPLE ACCUMULATORS & \(2.2+0.4 \mathrm{~N}\) & \(3.0+0.4 \mathrm{~N}\) & \(2.4+0.4 \mathrm{~N}\) & 5, 8 \\
\hline PUSH RETURN ADDRESS & 2.6 & 3.2 & 2.8 & 5 \\
\hline RESTORE & 6.0 & 8.0 & 6.85 & \\
\hline RETURN & 4.4 & 5.0 & 4.55 & 7 \\
\hline SAVE & 3.8 & 5.2 & 4.08 & 5 \\
\hline SET BIT TO ONE & 2.4 & 2.8 & 2.45 & 6 \\
\hline SET BIT TO ZERO & 2.4 & 2.8 & 2.45 & 6 \\
\hline SIGN EXTEND AND DIVIDE & 2.2 & 9.8 & 9.5 & \\
\hline SIGNED DIVIDE & 2.2 & 10.2 & 9.6 & \\
\hline SIGNED MULTIPLY & 7.2 & 7.2 & 7.2 & \\
\hline SKIP IF ACS \(>\) ACD & 1.0 & 1.0 & 1.0 & \\
\hline SKIP IF ACS \(\geq\) ACD & 1.0 & 1.0 & 1.0 & \\
\hline SKIP ON NON-ZERO BIT & 2.2 & 2.6 & 2.3 & 6, 10 \\
\hline SKIP ON ZERO BIT & 2.2 & 2.6 & 2.3 & 6, 10 \\
\hline SKIP ON ZERO BIT AND SET TO ONE & 2.6 & 2.8 & 2.8 & 6 \\
\hline STORE ACCUMULATOR & 0.8 & 1.4 & 1.0 & 4 \\
\hline EXTENDED STORE ACCUMULATOF & 1.8 & 2.4 & 1.95 & 4 \\
\hline STORE BYTE & 1.8 & 2.0 & 1.85 & \\
\hline SUBTRACT & 0.6 & 0.6 & 0.6 & 1 \\
\hline SUBTRACT IMMEDIATE & 0.6 & 0.6 & 0.6 & \\
\hline SYSTEM CALL & 4.2 & 5.0 & 4.45 & 5, 6 \\
\hline UNSIGNED DIVIDE & 1.6 & 8.2 & 8.2 & \\
\hline UNSIGNED MULTIPLY & 7.2 & 7.2 & 7.2 & \\
\hline
\end{tabular}

\section*{APPENDIX D (Continued)} ECLIPSE COMPUTER

\section*{INSTRUCTION EXECUTION TIMES}

+ For highest priority peripheral on I/O bus.

\section*{APPENDIX D (Continued) \\ ECLIPSE COMPUTER \\ INSTRUCTION EXECUTION TIMES}
\begin{tabular}{|c|c|c|c|}
\hline & MINIMUM & MAXIMUM & TYPICAL \\
\hline \multirow[t]{20}{*}{\begin{tabular}{l}
NOTES: 1. If skip occurs, add: \\
2. N is number of words moved. For each indirect reference in AC3, add: For each indirect reference in AC2, add: If N is less than 1 , then time is: \\
3. N is the count added to ACD. For LOCATE AND RESET LEAD BIT, if the count is 16 , the time is: \\
For LOCATE LEAD BIT, if the count is 16, the time is: \\
4. For each indirect reference, add: For each indirect auto-index reference, add: \\
5. If stack overflows, add: In addition, see note 6 . \\
6. For each indirect reference, add: \\
7. If stack underflows and underflow protection is disabled, add: If stack underflows and underflow protection is enabled, add: \\
In addition, see note 6 . \\
8. N is number of words pushed or popped. \\
9. \(S, C\), and \(P\) functions require no extra time. \\
10. If skip occurs, add: \\
11. For each indirect reference in the table address add: \\
12. If stack overflows add: \\
13. If stack overflows add:
\end{tabular}} & & . 6 & \\
\hline & & & \\
\hline & 0.8 & 0.8 & 0.8 \\
\hline & 0.6 & 0.8 & 0.65 \\
\hline & 1.2 & 1.2 & 1.2 \\
\hline & & & \\
\hline & 7.4 & 7.4 & 7.4 \\
\hline & 7.2 & 7.2 & 7.2 \\
\hline & 0.6 & 0.8 & 0.65 \\
\hline & 1.0 & 1.6 & 1.15 \\
\hline & 3.2 & 3.8 & 3.45 \\
\hline & 0.8 & 0.8 & 0.8 \\
\hline & 0.4 & 0.8 & 0.7 \\
\hline & 3.8 & 5.0 & 4.4 \\
\hline & & & \\
\hline & & & \\
\hline & 0.4 & 0.4 & 0.4 \\
\hline & 0.6 & 0.6 & 0.6 \\
\hline & 4.2 & 4.8 & 4.65 \\
\hline & 4.0 & 4.6 & 4.25 \\
\hline
\end{tabular}

\section*{APPENDIX D (Continued) ECLIPSE COMPUTER INSTRUCTION EXECUTION TIMES}

\section*{FLOATING POINT}

INSTRUCTION EXECUTION TIMES
Because the CPU and the floating point feature operate in parallel, there are two distinct times to consider when dealing with the execution time of a floating point instruction. These are " FPU time" and "CPU time".

FPU time is the amount of time taken in the floating point unit actually performing the calculation.

CPU time is that amount of time that the CPU devotes to a floating point instruction. This time is divided into three parts: setup time, wait time, and finish time. Setup time is the time devoted to decoding the instruction and computing the effective address if required. Wait time is the time spent by the CPU waiting for the FPU to finish a previous operation and become idle. Finish time is the time devoted to transferring to the FPU all required operands and initiating the floating point operation. The following example illustrates these times.


Wait time is given by the following equation:
WAIT = FPU time for previous instruction - (finish time for previous instruction + total execution time for non-floating point instructions between the floating point instructions + setup time for this floating point instruction

If WAIT is less than 0 , then a value of 0 should be used for WAIT.

\section*{APPENDIX D (Continued) ECLIPSE COMPUTER INSTRUCTION EXECUTION TIMES}


\section*{APPENDIX D (Continued) \\ ECLIPSE COMPUTER \\ INSTRUCTION EXECUTION TIMES}
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ INSTRUCTION } & \multicolumn{2}{|c|}{ CPU } & \\
SETUP & FINISH & FPU & \\
\hline \hline NEGATE & 0.4 & 0.6 & 1.3 & \\
ABSOLUTE VALUE & 0.4 & 0.6 & 1.3 & \\
READ HIGH WORD & 0.4 & 0.6 & 0.4 & Note 2 \\
SCALE & 0.6 & 0.6 & 1.7 & \\
LOAD EXPONENT & 0.6 & 0.6 & 1.6 & \\
HALVE & 0.8 & 0.6 & 1.8 & \\
MOVE & 0.4 & 0.6 & 1.0 & \\
NORMALIZE & 0.4 & 0.6 & 1.4 & \\
COMPARE & 0.4 & 0.6 & 0.9 & \\
LOAD STATUS & 1.6 & 0.8 & 0.7 & Notes 1, 2 \\
STORE STATUS & 1.6 & 0.8 & 0.5 & Notes 1, 2 \\
PUSH FLOATING POINT STATE & 1.4 & 7.0 & 7.0 & \\
POP FLOATING POINT STATE & 1.4 & 8.4 & 8.4 & \\
TRAP ENABLE & & & & \\
TRAP DISABLE & 1.0 & 0.6 & 0.4 & \\
CLEAR ERRORS & & & & \\
SKIP TESTS & 0.4 & 0.6 & 0.4 & Note 3 \\
\hline
\end{tabular}

NOTES: 1. For setup time, add 0.4 for first indirect reference and 0.6 for each subsequent indirect reference. For finish time, add 0.2 for each indirect reference except for store instructions, add 0.0 for each indirect reference.
2. FPU time can begin concurrently with the beginning of setup time, if the FPU is idle. Otherwise, FPU time begins as soon as the FPU finishes the previous instruction. Finish time cannot commence until the FPU has completed this instruction.
3. If skip occurs, add 0.2 to finish time.

\section*{APPENDIX E CODING AIDS}

In this manual, instructions are coded according to the following format:

\section*{MNEMONIC loptional mnemonics/ OPERAND STRING}

The mnemonic must be coded exactly as shown in the instruction description. Some instructions have optional mnemonics that may be appended to the main mnemonic if the option is desired. The operand string is made up of the operands for the given instruction.

Certain coding conventions are used so that the instruction can be recognized by the assembler and translated correctly into machine language. These conventions are as follows:
[ ], [ ] Square brackets indicate that the enclosed symbol is an optional operand or mnemonic. The operand enclosed in the brackets (e.g., [,skipl) may be coded or not, depending on whether or not the associated option is desired.

BOLD Operands or mnemonics printed in boldface must be coded exactly as shown. For example, the mnemonic for the MOVE instruction is MOV
italic Operands or menmonics printed in italics require a specific substitution. Replace the symbol with the number of a desired accumulator, address, or user-defined symbol that the assembler can recognize as a specific name, address, number, or menmonic.

The following abbreviations are used throughout this manual:

\section*{AC Accumulator \\ F Flag Control Function}

When describing the format of a word in an information transfer between an accumulator and an I/O device, the various fields and bits in the word are labeled with names descriptive of their functions. Bits in the word which are not used by the device are shaded; they are ignored on output and undefined on input.


Name \(\qquad\) Position Date \(\qquad\)
Company, Organization or School

\section*{3. Software}

Specify \(\qquad\)

Postage will be paid by addressee:
1-DataGeneral
ATTN: Users Group Coordinator (C-228)
4400 Computer Drive
West boro, MA 01581
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

\section*{BUSINESS REPLY MAIL}

\section*{DG OFFICES}

\section*{NORTH AMERICAN OFFICES}

\section*{Alabama: Birmingham}

Arizona: Phoenix, Tucson
Arkansas: Little Rock
California: Anaheim, El Segundo, Fresno, Los Angeles, Oakland, Palo Alto, Riverside, Sacramento, San Diego, San Francisco, Santa Barbara, Sunnyvale, Van Nuys
Colorado: Colorado Springs, Denver
Connecticut: North Branford, Norwalk
Florida: Ft. Lauderdale, Oriando. Tampa

\section*{Georgia: Norcross}

\section*{Idaho: Boise}
lowa: Bettendorf, Des Moines
Illinois: Arlington Heights, Champaign, Chicago, Peoria, Rockford
Indiana: Indianapolis
Kentucky: Louisville
Louisiana: Baton Rouge, Metairie
Maine: Portland, Westbrook
Maryland: Baltimore
Massachusetts: Cambridge, Framingham, Southboro, Waltham, Wellesley, Westboro,
West Springfield, Worcester
Michigan: Grand Rapids, Southfield
Minnesota: Richfield
Missouri: Creve Coeur, Kansas City
Mississippi: Jackson
Montana: Billings
Nebraska: Omaha
Nevada: Reno
New Hampshire: Bedford, Portsmouth
New Jersey: Cherry Hill, Somerset, Wayne
New Mexico: Albuquerque
New York: Buffal, Lake Success, Latham, Liverpool, Melville, New York City, Rochester, White Plains
North Carolina: Charlotte, Greensboro, Greenville, Raleigh, Research Triangle Park
Ohio: Brooklyn Heights, Cincinnati, Columbus, Dayton
Oklahoma: Oklahoma City, Tulsa
Oregon: Lake Oswego
Pennsylvania: Blue Bell. Lancaster, Philadelphia. Pittsburgh
Rhode Island: Providence
South Carolina: Columbia
Tennessee: Knoxville, Memphis, Nashville
Texas: Austin, Dallas, El Paso, Ft. Worth, Houston, San Antonio
Utah: Salt Lake City
Virginia: McLean, Norfolk, Richmond, Salem
Washington: Bellevue, Richland, Spokane
West Virginia: Charleston
Wisconsin: Brookfield, Grand Chute, Madison

\section*{INTERNATIONAL OFFICES}

Argentina: Buenos Aires
Australia: Adelaide, Brisbane, Hobart, Melbourne, Newcastle, Perth, Sydney
Austria: Vienna
Belgium: Brussels
Bolivia: La Paz
Brazil: Sao Paulo
Canada: Caigary, Edmonton, Montreal, Ottawa, Quebec, Toronto, Vancouver, Winnipeg
Chile: Santiago
Columbia: Bogato
Costa Rica: San Jose
Denmark: Copenhagen
Ecuador: Quito
Egypt: Cairo
Finland: Helsinki
France: Le Plessis-Robinson, Lille, Lyon, Nantes, Paris, Saint Denis, Strasbourg
Guatemala: Guatemala City
Hong Kong
India: Bombay
Indonesia: Jakarta, Pusat
Ireland: Dublin
Israel: Tel Aviv
Italy: Bologna, Florence, Milan, Padua, Rome, Tourin
Japan: Fukuoka, Hiroshima, Nagoya, Osaka, Tokyo, Tsukuba
Jordan: Amman
Korea: Seoul
Kuwait: Kuwait
Lebanon: Beirut
Malaysia: Kuala Lumpur
Mexico: Mexico City, Monterrey
Morocco: Casablanca
The Netherlands: Amsterdam, Rijswijk
New Zealand: Auckland, Wellington
Nicaragua: Managua
Nigeria: Ibadan, Lagos
Norway: Oslo
Paraguay: Asuncion
Peru: Lima
Philippine Islands: Manila
Portugal: Lisbon
Puerto Rico: Hato Rey
Saudi Arabia: Jeddah, Riyadh
Singapore
South Africa: Cape Town, Durban, Johannesburg, Pretoria
Spain: Barcelona, Bibao, Madrid
Sweden: Gothenburg, Maimo, Stockholm
Switzerland: Lausanne, Zurich
Taiwan: Taipei
Thailand: Bangkok
Turkey: Ankara
United Kingdom: Birmingham, Bristol, Glasgow, Hounslow, London, Manchester
Uruguay: Montevideo
USSR: Espoo
Venezuela: Maracaibo
West Germany: Dusseldorf, Frankfurt, Hamburg, Hannover, Munich, Nuremburg, Stuttgart

Please help us improve our future publications by answering the questions below. Use the space provided for your comments.

Title: \(\qquad\)
Document No. 014-000632-01
\begin{tabular}{|c|c|c|c|}
\hline & Please help us improve our future publications by answering the questions below. Use the space provided for your comments. & \begin{tabular}{l}
Title: \(\qquad\) \\
Document No. \(\qquad\)
\end{tabular} & 014-000632-01 \\
\hline \begin{tabular}{cl}
\hline Yes & No \\
\(\square\) & \(\square\)
\end{tabular} & Is this manual easy to read? & \begin{tabular}{l}
O You (can, cannot) find things easily. \\
O Language (is, is not) appropriate. \\
O Technical terms (are, are not) defined as needed.
\end{tabular} & C Other: \\
\hline  & In what ways do you find this manual useful? & O Learning to use the equipment
As a reference
As an introduction to the product & \begin{tabular}{l}
O To instruct a class. \\
O Other:
\end{tabular} \\
\hline \(\square \square\) & Do the illustrations help you? & \begin{tabular}{l}
O Visuals (are,are not) well designed. \\
O Labels and captions (are,are not) clear. \\
O Other:
\end{tabular} & \\
\hline \(\square \square\) & \begin{tabular}{l}
Does the manual tell you all you need to know? \\
What additional information would you like?
\end{tabular} & & \\
\hline \[
\square \square
\] & \begin{tabular}{l}
Is the information accurate? \\
(II not please specify with page number and paragraph.)
\end{tabular} & & \\
\hline \multicolumn{2}{|l|}{Name:} & \multicolumn{2}{|l|}{Title:} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Company:}} & \multicolumn{2}{|l|}{Division} \\
\hline & & & \\
\hline \multicolumn{3}{|l|}{State:__ Zip:___ Telephone:_____} & \\
\hline
\end{tabular} \\ \section*{Engineering \\ \section*{Engineering \\ \\ Publications \\ \\ Publications Comment Form} Comment Form}
\begin{tabular}{|c|c|}
\hline & NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES \\
\hline \begin{tabular}{l}
BUSINESS REPLY MAIL \\
FIRST CLASS \\
PERMIT NO. 26 \\
SOUTHBORO, MA. \\
01772
\end{tabular} & \\
\hline \begin{tabular}{l}
Postage will be paid by addressee \\
C.DataGeneral
\end{tabular} & \\
\hline ATTN: Engineering Publications (C-138) 4400 Computer Drive West boro, MA 01581 & \\
\hline
\end{tabular}```


[^0]:    BFC STOFEI HEFE ON JNTEFFUFT
    G JNTEFRUUFT HANILEF ATIDEESS

[^1]:    DG-04770

[^2]:    * Although 4234 series disc drives are functionally identical and electrically similar to 6045/50/51 series units, DGC does not recommend intermixing these series in the same subsytem.

[^3]:    $\dagger$ The Read/Write ( $R / W$ ) Command Done flag is also called the controller Done flag and may be changed with the device flag commands. It may also be tested with a SKPDN instruction.

[^4]:    * Note that only head positioning commands assert control of the subsystem; no other commands will restart the 3-second timeout.

[^5]:    * Certain early revision diskette units operate in dual CPU environments only when combined with 6045/50/51 cartridge drives. Also, since the 4234 series units do not support dual CPU operation, diskette units combined with the 4234 units are similarly restricted.

[^6]:    $\dagger$ The Read/Write (R/W) Command Done flag is also called the controller Done flag and may be changed with the device flag commands. It may also be tested with a SKPDN instruction.

[^7]:    * Note that only head positioning commands assert control of the subsystem; no other commands will restart the 3-second timeout.

[^8]:    * Although 4234 series disc drives are functionally identical and electrically similar to 6045/50/51 series units. DGC does not recommend intermixing these series in the same subsystem.
    ** 4234 series disc units cannot be shared between two CPU's.

[^9]:    06inios

[^10]:    ${ }^{1}$ When the Diagnostic flag is 1, the contents of bits 2 and 6 specify test conditions. Note that bit 6 is also used for surface selection; therefore, for any one Diagnostic test only 2 of the four surfaces are available.
    ${ }^{2}$ Bit 4 is the high order bit for the surface field; it must be zero at the start of all operations. Upon an End of Cylinder Error it is one.

[^11]:    ${ }^{1}$ Only on NOVA and ECLIPSE computers with more than one data channel map. In all cases, however, this bit may be altered by a carry from the low order bits during a data transfer.

