

ECLIPSE LINE COMPUTERS Instruction Reference Card

Decimal	7-bit		To Produce		Even Parity 8-bit Code
	Octal	Character	On TTY Mod Cntrl Shift Char	33,35 Char	
70	106	F		F	306
71	107	G		G	107
72	110	H		H	110
73	111	I		I	311
74	112	J		J	312
75	113	K		K	113
76	114	L		L	314
77	115	M		M	115
78	116	N		N	116
79	117	O		O	317
80	120	P		P	120
81	121	Q		Q	321
82	122	R		R	322
83	123	S		S	123
84	124	T		T	324
85	125	U		U	125
86	126	V		V	126
87	127	W		W	327
88	130	X		X	330
89	131	Y		Y	131
90	132	Z		Z	132
91	133	[✓	K	333
92	134	\	✓	L	134
93	135]	✓	M	335
94	136	^	✓	N	336
95	137	_	✓	O	137
96	140	~			140
97	141	a			341
98	142	b			342
99	143	c			143
100	144	d			344
101	145	e			145
102	146	f			146
103	147	g			347
104	150	h			350
105	151	i			151
106	152	j			152
107	153	k			353
108	154	l			154
109	155	m			355
110	156	n			356
111	157	o			157
112	160	p			360
113	161	q			161
114	162	r			162
115	163	s			363
116	164	t			164
117	165	u			365
118	166	v			366
119	167	w			167
120	170	x			170
121	171	y			371
122	172	z			372
123	173	{			173
124	174				374
125	175	}			175
126	176	~			176
127	177	DEL		rubout	377

POWER OF 2 TABLE

2 ⁿ	n
512	9
1 024	10
2 048	11
4 096	12
8 192	13
16 384	14
32 768	15
65 536	16
131 072	17
262 144	18
524 488	19
1 048 576	20
2 097 152	21
4 194 304	22
8 388 608	23
16 777 216	24


OCTAL — DECIMAL CONVERSION

To find the decimal number, locate the octal number, and its decimal equivalent for each position. Add these to obtain the decimal number. To find the octal number, locate the next lower decimal number and its octal equivalent. Each difference is used to obtain the next octal number until the entire number is developed.


	8 ⁵	8 ⁴	8 ³	8 ²	8 ¹	8 ⁰
0	0	0	0	0	0	0
1	32,768	4,096	512	64	8	1
2	65,536	8,192	1,024	128	16	2
3	98,304	12,288	1,536	192	24	3
4	131,072	16,384	2,048	256	32	4
5	163,840	20,480	2,560	320	40	5
6	196,608	24,576	3,072	384	48	6
7	229,376	28,672	3,584	448	56	7

FLOATING POINT NUMBER FORMAT



Single Precision



Double Precision



FLOATING POINT STATUS REGISTER



DataGeneral

Engineering Publications Department
Southboro, Massachusetts 01772

© Data General Corporation 1974
All rights reserved
ECLIPSE is a trademark of Data General Corporation

I/O DEVICE CODES

5

ASCII CHARACTER CODES

6

OCTAL DEVICE CODE	MNEMONIC	PRIORITY MASK BIT	DEVICE NAME	Decimal	7-bit Octal	Character	To Produce			Even Parity 8-bit Code		
							On TTY	Mod 33,35	Shift Char			
00	----	--	Unused	0	000	NUL	✓	✓	P	000		
01	WCS	--	Writable control store	1	001	SOH	✓		A	201		
02	ERCC	--	Error checking and correction	2	002	STX	✓		B	202		
03	MAP	--	Memory allocation and protection	3	003	ETX	✓		C	203		
04				4	004	EOT	✓		D	204		
05				5	005	ENQ	✓		E	005		
06	MCAT	12	Multiprocessor adapter transmitter	6	006	ACK	✓		F	006		
07	MCAR	12	Multiprocessor adapter receiver	7	007	BEL	✓		G	207		
10	TTI	14	TTY input	8	010	BS	✓		H	210		
11	TTO	15	TTY output	9	011	HT	✓		I	011		
12	PTR	11	Paper tape reader	10	012	NL		✓	line feed	012		
13	PTP	13	Paper tape punch				✓		J	012		
14	RTC	13	Real-time clock				✓	✓	line feed	212 ²		
15	PLT	12	Incremental plotter	11	013	VT	✓		K	213		
16	CDR	10	Card reader	12	014	FF	✓		L	014		
17	LPT	12	Line printer	13	015	CR		✓	return	215		
20	DSK	9	Fixed head disc				✓		M	215		
21	ADCV	8	A/D converter	14	016	SO	✓	✓	return	015 ³		
22	MTA	10	Magnetic tape				✓		N	216		
23	DACV	--	D/A converter	15	017	SI	✓		O	017		
24	DCM	0	Data communications multiplexor	16	020	DLE	✓		P	220		
25				17	021	DC1	✓		Q	021		
26				18	022	DC2	✓		R	022		
27				19	023	DC3	✓		S	223		
30	QTY	14	Asynchronous hardware multiplexor	20	024	DC4	✓		T	024		
30	SLA	14	Synchronous line adapter	21	025	NAK	✓		U	225		
31 ²	IBM1	13	IBM 360/370 interface	22	026	SYN	✓		V	226		
32	IBM2			23	027	ETB	✓		W	027		
33	DKP	7	Moving head disc	24	030	CAN	✓		X	030		
34	CAS	10	Cassette tape	25	031	EM	✓		Y	231		
34 ²	MX1	11	Multiline asynchronous controller	26	032	SUB	✓		Z	232		
35	MX2			27	033	ESC		✓	✓	esc	033	
36	IPB			6	Interprocessor bus--half duplex				✓	✓	K	033
37	IPT	6	IPB watchdog timer	28	034	FS	✓	✓	L	234		
40	DPI	8	IPB full duplex input	29	035	GS	✓	✓	M	035		
41	DPO	8	IPB full duplex output	30	036	RS	✓	✓	N	036		
40 ³	SCR	8	Synchronous communication receiver	31	037	US	✓	✓	O	237		
41 ⁴	SCT	8	Synchronous communication transmitter	32	040	SP			space	240		
42	DIO	7	Digital I/O	33	041	!		✓	1	041		
43	DIOT	6	Digital I/O timer	34	042	"		✓	2	042		
44	MXM	12	Modem control for MX1/MX2	35	043	#		✓	3	243		
45				36	044	\$		✓	4	044		
46	MCAT1	12	Second multiprocessor transmitter	37	045	%		✓	5	245		
47	MCAR1	12	Second multiprocessor receiver	38	046	&		✓	6	246		
50	TTI1	14	Second TTY input	39	047	'		✓	7	047		
51	TTO1	15	Second TTY output	40	050	(✓	8	050		
52	PTR1	11	Second paper tape reader	41	051)		✓	9	251		
53	PTP1	13	Second paper tape punch	42	052	*		✓	:	252		
54	RTC1	13	Second real-time clock	43	053	+		✓	;	053		
55	PLT1	12	Second incremental plotter	44	054	,			,			
56	CDR1	10	Second card reader	45	055	-			-	055		
57	LPT1	12	Second line printer	46	056	.			.	056		
60	DSK1	9	Second fixed head disc	47	057	/			/	257		
61				48	060	0			0	060		
62	MTA1	10	Second magnetic tape	49	061	1			1	261		
63				50	062	2			2	262		
64				51	063	3			3	063		
65				52	064	4			4	264		
66				53	065	5			5	065		
67				54	066	6			6	066		
70	QTY1	14	Second asynchronous hardware multiplexor	55	067	7			7	267		
70	SLA1	14	Second synchronous line adapter	56	070	8			8	270		
71 ²	}	13	Second IBM 360/370 interface	57	071	9			9	071		
72				DKP1	7	Second moving head disc	58	072	:		:	072
73				59	073	;			;	273		
74	CAS1	10	Second cassette tape	60	074	<		✓	,	074		
74 ²	}	11	Second multiline asynchronous controller	61	075	=		✓	-	275		
75					62	076	>		✓	.	.	276
76					63	077	?		✓	/	/	077
77	CPU	--	Central processor and console functions	64	100	@		✓	P	300		
65				65	101	A			A	101		
66				66	102	B			B	102		
67				67	103	C			C	303		
68				68	104	D			D	104		
69				69	105	E			E	305		

² Code returned by INTA and used by VCT

³ Can be set up with any unused even device code equal to 40 or above

⁴ Can be set up with any unused odd device code equal to 41 or above

¹ On even parity TTY's, these codes are odd parity.

CODING CONVENTIONS

1

STANDARD INSTRUCTION SET

2

Symbols listed in upper case are to be coded exactly as shown.

The symbols <>, and == are not coded. They act only to indicate how an assembly language instruction may be written. Their general definition is given below:

<> Indicates optional operands. The operand enclosed in the brackets (e.g. <#>) may be coded or not, depending on whether or not the associated option is desired.

== Indicates specific substitution is required. Substitute the indicated accumulator, address, name, or number.

ABBREVIATIONS

AC = Accumulator	FPAC = Floating Point Accumulator
ACS = Source Accumulator	FACS = Floating Point Source AC
ACD = Destination Accumulator	FACD = Floating Point Destination AC
N = Digit In the Range 0-3	n = Digit In the Range 1-4
	i = 16-bit Signed or Unsigned Integer

In instructions that utilize an effective address, the following coding conventions are used: The indirect bit is set by coding the symbol $\bar{}$ somewhere in the operand string. The index bits are set by coding a comma followed by one of the digits 0-3 as the last operand of the operand string. If no index is coded, the bits are set to 00. The displacement is coded as a signed number in the current assembler radix. If no sign is coded, the number is assumed to be positive.

The standard instructions that use the two accumulator-multiple operation format have several options that can be obtained by coding the optional operands. The characters to be coded are given below with their results.

CLASS	CODED	RESULT	OPERATION
ABBREVIATION	CHARACTER	BITS	
c	(omitted)	00	Do not initialize the carry bit.
	Z	01	Initialize the carry bit to 0.
	0	10	Initialize the carry bit to 1.
	C	11	Initialize the carry bit to the complement of its present value
sh	(omitted)	00	Leave the result of the operation unaffected.
	L	01	Combine the carry and the 16-bit result into a 17-bit number and rotate it one bit left.
	R	10	Combine the carry and the 16-bit result into a 17-bit number and rotate it one bit right.
	S	11	Exchange the two 8-bit halves of the 16-bit result without affecting the carry.
#	(omitted)	0	Load the result of the shift operation into ACD.
	#	1	Do not load the result of the shift operation into ACD.

The following operands initiate operations that test the result of the shift operation. If the condition is true, the next sequential instruction is skipped.

skip	(omitted)	000	Never skip.
	SKP	001	Always skip.
	SZC	010	Skip if carry = 0.
	SNC	011	Skip if carry \neq 0.
	SZR	100	Skip if result = 0.
	SNR	101	Skip if result \neq 0.
	SEZ	110	Skip if either carry or result = 0.
	SBN	111	Skip if both carry and result \neq 0.

NOTE: Instructions that specify both "no load" and "no skip" will not operate in the expected manner. These bit combinations are used for other instructions in the instruction set.

On this card, the "base value" for an instruction is given along with its name and how to code it. This base value is the 6-digit octal number that represents how the instruction would be assembled if all its options were omitted and all its operands were 0. For example, the base value for ADD is 103000. This represents an ADD 0,0 instruction.

UNSIGNED INTEGER COMPARISONS

SUB#	acs,acd,SZR	Skip if contents of ACS = contents of ACD
SUB#	acs,acd,SNR	Skip if contents of ACS \neq contents of ACD
ADCZ#	acs,acd,SNC	Skip if contents of ACS < contents of ACD
SUBZ#	acs,acd,SNC	Skip if contents of ACS \leq contents of ACD
SUBZ#	acs,acd,SZC	Skip if contents of ACS > contents of ACD
ADCZ#	acs,acd,SZC	Skip if contents of ACS \geq contents of ACD

INSTRUCTION NAME	BASE VALUE	MNEMONIC AND OPERANDS
Add	103000	ADD <u>c</u> <><sh><#> <acs,acd<,skip>
Add Complement	102000	ADC <u>c</u> <><sh><#> <acs,acd,r,skip>
Add Immediate	100010	ADI n,ac
AND	103400	AND <u>c</u> <><sh><#> <acs,acd<,skip>
AND Immediate	143770	ANDI i,ac
AND with Complemented Source	100610	ANC <u>acs,acd</u>
Block Add and Move	113710	BAM
Block Move	133710	BLM
Compare to Limits	102370	CLM <u>acs,acd</u>
Complement	100000	COM <u>c</u> <><sh><#> <acs,acd<,skip>
Count Bits	102610	COB <u>acs,acd</u>
Decimal Add	100210	DAD <u>acs,acd</u>
Decimal Subtract	100310	DSB <u>acs,acd</u>
Decrement and Skip if Zero	014000	DSZ <><displacement<,index>
Dispatch	142710	DSPA ac,<#><displacement<,index>
Double Hex Shift Left	101610	DHXL n,ac
Double Hex Shift Right	101710	DHXR n,ac
Double Logical Shift	101310	DLSH <u>acs,acd</u>
Enter WCS	100070	XOP1 <u>acs,acd,entry no.</u>
Exchange Accumulators	100710	XCH <u>acs,acd</u>
Exclusive OR	100510	XOR <u>acs,acd</u>
Exclusive OR Immediate	123770	XORI i,ac
Execute	123370	XCT ac
Extended Add Immediate	163770	ADDI i,ac
Ext. Decrement and Skip if Zero	116070	EDSZ <><displacement<,index>
Ext. Increment and Skip if Zero	112070	EISZ <><displacement<,index>
Extended Jump	102070	EJMP <><displacement<,index>
Extended Jump to Subroutine	106070	EJSR <><displacement<,index>
Extended Load Accumulator	122070	ELDA ac,<#><displacement<,index>
Extended Operation	100030	XOP <u>acs,acd,operation no.</u>
Extended Store Accumulator	142070	ESTA ac,<#><displacement<,index>
Half	143370	HLV ac
Hex Shift Left	101410	HXL n,ac
Hex Shift Right	101510	HXR n,ac
Inclusive OR	100410	IOR <u>acs,acd</u>
Inclusive OR Immediate	103770	IORI i,ac
Increment	101400	INC<><sh><#> <acs,acd<,skip>
Increment and Skip if Zero	010000	ISZ <><displacement<,index>
Jump	000000	JMP <><displacement<,index>
Jump to Subroutine	004000	JSR <><displacement<,index>
Load Accumulator	020000	LDA ac,<#><displacement<,index>
Load Byte	102710	LDB <u>acs,acd</u>
Load Effective Address-all modes	162070	ELEF ac,<#><displacement<,index>
Load Effective Address-user mode	060000	LEF ac,<#><displacement<,index>
Load Map	113410	LMP
Locate and Reset Lead Bit	102510	LRB <u>acs,acd</u>
Locate Lead Bit	102410	LOB <u>acs,acd</u>
Logical Shift	101210	LSH <u>acs,acd</u>
Modify Stack Pointer	103370	MSP ac
Move	101000	MOV<c><sh><#> <acs,acd<,skip>
Negate	100400	NEG<c><sh><#> <acs,acd<,skip>
Pop Block	107710	POPB
Pop Multiple Accumulators	103210	POP <u>acs,acd</u>
Pop PC and Jump	117710	POPJ
Push Jump	102270	PUSHJ
Push Multiple Accumulators	103110	PSH <u>acs,acd</u>
Push Return Address	103710	PSHR
Restore	167710	RSTR
Return	127710	RTN
Save	163710	SAVE i
Set Bit to One	102010	BTO <u>acs,acd</u>
Set Bit to Zero	102110	BTZ <u>acs,acd</u>
Sign Extend and Divide	137710	DIVX
Signed Divide	157710	DIVS
Signed Multiply	147710	MULS
Skip if ACS > ACD	101010	SGT <u>acs,acd</u>
Skip if ACS \geq ACD	101110	SGE <u>acs,acd</u>
Skip on Non-zero Bit	102770	SNB <u>acs,acd</u>
Skip on Zero Bit	102210	SZB <u>acs,acd</u>
Skip on Zero Bit and Set to One	102310	SZBO <u>acs,acd</u>
Store Accumulator	040000	STA ac,<#><displacement<,index>
Store Byte	103010	STB <u>acs,acd</u>
Subtract	102100	SUB<c><sh><#> <acs,acd<,skip>
Subtract Immediate	100110	SBI n,ac
System Call	103510	SYC <u>acs,acd</u>
Unsigned Divide	153710	DIV
Unsigned Multiply	143710	MUL

INSTRUCTION NAME	BASE VALUE	MNEMONIC AND OPERANDS
Absolute Value	143050	FAB <u>fpac</u>
Add Double (FPAC)	100150	FAD <u>fac</u> , <u>facd</u>
Add Double (Memory)	101150	FAMD <u>facd</u> , <displacement>, <index>
Add Single (FPAC)	100050	FAS <u>fac</u> , <u>facd</u>
Add Single (Memory)	101050	FAMS <u>facd</u> , <displacement>, <index>
Clear Errors	153350	FCLE
Compare Floating Point	103450	FCMP <u>fac</u> , <u>facd</u>
Divide Double (FPAC)	100750	FDD <u>fac</u> , <u>facd</u>
Divide Double (Memory)	101750	FDMD <u>facd</u> , <displacement>, <index>
Divide Single (FPAC)	100650	FDS <u>fac</u> , <u>facd</u>
Divide Single (Memory)	101650	FDMS <u>facd</u> , <displacement>, <index>
Fix to AC	102650	FFAS <u>ac</u> , <u>fpac</u>
Fix to Memory	102750	FFMD <u>fpac</u> , <displacement>, <index>
Float from AC	102450	FLAS <u>ac</u> , <u>fpac</u>
Float from Memory	102550	FLMD <u>fpac</u> , <displacement>, <index>
Halve	163150	FHLV <u>fpac</u>
Load Double	102150	FLDD <u>fpac</u> , <displacement>, <index>
Load Exponent	123150	FEXP <u>fpac</u>
Load Single	102050	F LDS <u>fpac</u> , <displacement>, <index>
Load Status	123350	FLST <displacement>, <index>
Move Floating Point	103550	FMOV <u>fac</u> , <u>facd</u>
Multiply Double (FPAC)	100550	FMD <u>fac</u> , <u>facd</u>
Multiply Double (Memory)	101550	FMDM <u>facd</u> , <displacement>, <index>
Multiply Single (FPAC)	100450	FMS <u>fac</u> , <u>facd</u>
Multiply Single (Memory)	101450	FMSM <u>facd</u> , <displacement>, <index>
Negate	163050	FNEG <u>fpac</u>
No Skip	103250	FNS
Normalize	103050	FNOH <u>fpac</u>
Pop Floating Point State	167350	FPOP
Push Floating Point State	163350	FPSH
Read High Word	123050	FRH <u>fpac</u>
Scale	103150	FSCAL <u>fpac</u>
Skip Always	107250	FSA
Skip on EQ Zero	113250	FSEQ
Skip on GE Zero	127250	FSGE
Skip on GT Zero	137250	FSGT
Skip on LE Zero	133250	FSLE
Skip on LT Zero	123250	FSLT
Skip on NE Zero	117250	FSNE
Skip on No DVZ	147250	FSND
Skip on No Error	177250	FSNER
Skip on No MOF	143250	FSNM
Skip on No OVF	163250	FSNO
Skip on No OVF and No DVZ	167250	FSNOD
Skip on No UNF	153250	FSNU
Skip on No UNF and No DVZ	157250	FSNUD
Skip on No UNF and No OVF	173250	FSNUO
Store Double	102350	FSTD <u>fpac</u> , <displacement>, <index>
Store Single	102250	FSTS <u>fpac</u> , <displacement>, <index>
Store Status	103350	FSST <displacement>, <index>
Subtract Double (FPAC)	100350	FSD <u>fac</u> , <u>facd</u>
Subtract Double (Memory)	101350	FSDM <u>facd</u> , <displacement>, <index>
Subtract Single (FPAC)	100250	FSS <u>fac</u> , <u>facd</u>
Subtract Single (Memory)	101250	FSMS <u>facd</u> , <displacement>, <index>
Trap Disable	147350	FTD
Trap Enable	143350	FTE


The instructions that use the I/O format can set bits 8-9 by coding optional operands. The characters to be coded are given below with their results.

CLASS ABBREVIATION	CODED CHARACTER	RESULT BITS	OPERATION
f	(omitted)	00	Do not affect the BUSY and DONE flags
	S	01	Set the BUSY flag to 1 and set the DONE flag to 0--starts the device.
	C	10	Set the BUSY flag to 0 and set the DONE flag to 0--idles the device.
	P	11	Pulse the I/O bus control line--the effect, if any, depends on the device.
t	BN	00	If the BUSY flag ≠ 0, the next sequential instruction is skipped.
	BZ	01	If the BUSY flag = 0, the next sequential instruction is skipped.
	DN	10	If the DONE flag ≠ 0, the next sequential instruction is skipped.
	DZ	11	If the DONE flag = 0, the next sequential instruction is skipped.

INSTRUCTION NAME	OP CODE	MNEMONIC AND OPERANDS
Data In A	1	DIA<f> <u>ac</u> , <u>device</u>
Data In B	3	DIB<f> <u>ac</u> , <u>device</u>
Data In C	5	DIC<f> <u>ac</u> , <u>device</u>
Data Out A	2	DOA<f> <u>ac</u> , <u>device</u>
Data Out B	4	DOB<f> <u>ac</u> , <u>device</u>
Data Out C	6	DOC<f> <u>ac</u> , <u>device</u>
I/O Skip	7	SKP<t> <u>device</u>
No I/O Transfer	0	NIO<f> <u>device</u>

⁵ For this instruction, the AC field (bits 3-4), is set to zero.

I/O FORMAT



RESERVED STORAGE LOCATIONS

LOCATION (octal)	NAME	CONTENTS
0	I/O RETURN	Return address from I/O interrupt.
1	I/O HANDLER	Address of I/O interrupt handler.
2	SC HANDLER	Address of SCL instruction handler.
3	PF HANDLER	Address of protection fault handler.
4	VCT STACK PTR	Address of beginning of VCT stack.
5	CURRENT MASK	Current interrupt priority mask
6	VCT STACK LMT	Point in VCT stack where overflow occurs.
7	VCT STACK FLT	Address of VCT stack fault handler.
20-27	AUTO-INC	Auto-incrementing locations.
30-37	AUTO-DEC	Auto-decrementing locations.
40	STACK POINTER	Address of the last word placed on the stack.
41	FRAME POINTER	Address of start of current frame minus one.
42	STACK LIMIT	Point in stack where stack overflow occurs.
43	STACK FAULT	Address of stack fault handler.
44	XOP ORIGIN	Address of the beginning of the XOP table.
45	FP FAULT	Address of floating point fault handler.
46		Reserved for future use.
47		Reserved for future use.

CPU INSTRUCTIONS

INSTRUCTION NAME	MNEMONIC	I/O INSTRUCTION	BASE VALUE
Halt	HALTA <u>ac</u>	DOC <u>ac</u> , CPU	063077
Interrupt Acknowledge	INTA <u>ac</u>	DIB <u>ac</u> , CPU	061477
Interrupt Disable	INTDS	NIOC CPU	060277
Interrupt Enable	INTEN	NIOS CPU	060177
I/O Reset	IORST	DICC 0, CPU	062677
Mask Out	MSKO <u>ac</u>	DOB <u>ac</u> , CPU	062077
Read Switches	READS <u>ac</u>	DIA <u>ac</u> , CPU	060477
Vector	VCT <displacement>	DIBP 0, CPU	061777